projects / hw / easytimer / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
add bypass caps for 3.3V rail, and fix VDDCORE connection
[hw/easytimer] / Makefile
1 PROJECT=easytimer
2 SCHEMATICS=easytimer.sch
3
4 include ../altusmetrum/pcb-rnd.mk
2-channel timer with tilt limits