circuit complete, layout passes DRC
[hw/easytimer] / Makefile
1 PROJECT=easytimer
2 SCHEMATICS=easytimer.sch
3
4 include ../altusmetrum/pcb-rnd.mk