adjust one trace on power plane, tweak clearances to get clean DRC report
[hw/easytimer] / Makefile
1 PROJECT=easytimer
2 SCHEMATICS=easytimer.sch
3
4 include ../altusmetrum/pcb-rnd.mk