+T 21250 19100 5 10 1 1 0 6 1
+netname=miso5
+}
+C 17400 16800 1 0 0 BMI088.sym
+{
+T 17695 20495 5 10 0 0 0 0 1
+footprint=lga16
+T 17705 20795 5 10 0 0 0 0 1
+device=IC
+T 19405 20195 5 10 1 1 0 6 1
+value=BMI088
+T 17695 20195 5 10 1 1 0 0 1
+refdes=U12
+}
+C 17200 16600 1 0 0 gnd.sym
+N 17400 17400 17300 17400 4
+N 17300 17400 17300 16900 4
+N 17400 17000 17300 17000 4
+N 17000 19400 17000 19800 4
+N 15300 17000 17300 17000 4
+N 15300 18900 15300 17000 4
+N 19700 18600 19900 18600 4
+N 19900 18600 19900 19000 4
+N 19700 18200 21200 18200 4
+{
+T 21250 18300 5 10 1 1 0 6 1
+netname=cs_imu_accel
+}
+C 19700 16600 1 0 0 gnd.sym
+N 19700 17400 19800 17400 4
+N 19800 17400 19800 16900 4
+N 19700 17000 19800 17000 4
+C 16900 18500 1 0 0 nc-left.sym
+{
+T 16900 18900 5 10 0 0 0 0 1
+value=NoConnection
+T 16900 19300 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 16900 17700 1 0 0 nc-left.sym
+{
+T 16900 18100 5 10 0 0 0 0 1
+value=NoConnection
+T 16900 18500 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+N 15900 19000 17400 19000 4
+{
+T 15850 19100 5 10 1 1 0 0 1
+netname=imu_accel_int
+}
+C 23700 19700 1 0 0 3.3V-plus.sym
+C 23200 17800 1 90 0 capacitor.sym
+{
+T 22500 18000 5 10 0 0 90 0 1