add outline layer
[hw/telenano] / telenano.pcb
2010-11-23 Bdale Garbeeadd outline layer
2010-11-18 Bdale Garbeelose C9 since it's redundant on such a tight board
2010-11-18 Bdale Garbeeupdate to reflect footprint name change
2010-11-11 Bdale Garbeefix mask clearance issue identified by freedfm
2010-11-11 Bdale Garbeeupdate to reflect desired reset circuit component values
2010-11-10 Bdale Garbeereset circuit passive values changed to match TeleMetru...
2010-11-10 Bdale Garbeea couple more copper tweaks to clean up overlap "jaggies"
2010-11-05 Bdale Garbeelots of copper tweaking
2010-11-05 Bdale Garbeeclean up ground plane a bit .. fewer thermals on vias...
2010-11-05 Bdale Garbeeenabling outline layer causes bogus drc errors, so...
2010-11-04 Bdale Garbeeadd copyright symbol to font, update back side silk
2010-11-03 Bdale Garbeeadd an explicit outline layer
2010-11-03 Bdale Garbeeno drc errors, refdes turned off in the silkscreen
2010-11-03 Bdale Garbeeadded mounting holes, cleaned up back-side silk (produc...
2010-11-03 Bdale Garbeedown to desired board outline size
2010-11-03 Bdale Garbeebottom layer pulled back into new board boundary, silk...
2010-11-03 Bdale Garbeefully routed
2010-11-03 Bdale Garbeewhoa! getting there!
2010-11-03 Bdale Garbeerename for consistency with tele* structure