add bypass caps for 3.3V rail, and fix VDDCORE connection
[hw/easytimer] / project.lht
2019-08-06 Bdale Garbeeinitial capture of a potential EasyTimer design