git.gag.com Git - fw/altos/blob - src/stm/ao_adc_stm.c

   1 /*
   2  * Copyright © 2012 Keith Packard <keithp@keithp.com>
   3  *
   4  * This program is free software; you can redistribute it and/or modify
   5  * it under the terms of the GNU General Public License as published by
   6  * the Free Software Foundation; version 2 of the License.
   7  *
   8  * This program is distributed in the hope that it will be useful, but
   9  * WITHOUT ANY WARRANTY; without even the implied warranty of
  10  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  11  * General Public License for more details.
  12  *
  13  * You should have received a copy of the GNU General Public License along
  14  * with this program; if not, write to the Free Software Foundation, Inc.,
  15  * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
  16  */
  17
  18 #include <ao.h>
  19 #include <ao_data.h>
  20 #if HAS_MPU6000
  21 #include <ao_mpu6000.h>
  22 #endif
  23 #if HAS_MS5607
  24 #include <ao_ms5607.h>
  25 #endif
  26
  27 volatile __xdata struct ao_data ao_data_ring[AO_DATA_RING];
  28 volatile __data uint8_t         ao_data_head;
  29
  30 static uint8_t                  ao_adc_ready;
  31
  32 #define AO_ADC_CR2_VAL          ((0 << STM_ADC_CR2_SWSTART) |           \
  33                                  (STM_ADC_CR2_EXTEN_DISABLE << STM_ADC_CR2_EXTEN) | \
  34                                  (0 << STM_ADC_CR2_EXTSEL) |            \
  35                                  (0 << STM_ADC_CR2_JWSTART) |           \
  36                                  (STM_ADC_CR2_JEXTEN_DISABLE << STM_ADC_CR2_JEXTEN) | \
  37                                  (0 << STM_ADC_CR2_JEXTSEL) |           \
  38                                  (0 << STM_ADC_CR2_ALIGN) |             \
  39                                  (0 << STM_ADC_CR2_EOCS) |              \
  40                                  (1 << STM_ADC_CR2_DDS) |               \
  41                                  (1 << STM_ADC_CR2_DMA) |               \
  42                                  (STM_ADC_CR2_DELS_UNTIL_READ << STM_ADC_CR2_DELS) | \
  43                                  (0 << STM_ADC_CR2_CONT) |              \
  44                                  (1 << STM_ADC_CR2_ADON))
  45
  46 /*
  47  * Callback from DMA ISR
  48  *
  49  * Mark time in ring, shut down DMA engine
  50  */
  51 static void ao_adc_done(int index)
  52 {
  53         uint8_t step = 1;
  54         ao_data_ring[ao_data_head].tick = ao_time();
  55 #if HAS_MPU6000
  56         if (!ao_mpu6000_valid)
  57                 step = 0;
  58         ao_data_ring[ao_data_head].mpu6000 = ao_mpu6000_current;
  59 #endif
  60 #if HAS_MS5607
  61         if (!ao_ms5607_valid)
  62                 step = 0;
  63         ao_data_ring[ao_data_head].ms5607 = ao_ms5607_current;
  64 #endif
  65         if (step) {
  66                 ao_data_head = ao_data_ring_next(ao_data_head);
  67                 ao_wakeup((void *) &ao_data_head);
  68         }
  69         ao_dma_done_transfer(STM_DMA_INDEX(STM_DMA_CHANNEL_ADC1));
  70         ao_adc_ready = 1;
  71 }
  72
  73 /*
  74  * Start the ADC sequence using the DMA engine
  75  */
  76 void
  77 ao_adc_poll(void)
  78 {
  79         if (!ao_adc_ready)
  80                 return;
  81         ao_adc_ready = 0;
  82         stm_adc.sr = 0;
  83         ao_dma_set_transfer(STM_DMA_INDEX(STM_DMA_CHANNEL_ADC1),
  84                             &stm_adc.dr,
  85                             (void *) (&ao_data_ring[ao_data_head].tick + 1),
  86                             AO_NUM_ADC,
  87                             (0 << STM_DMA_CCR_MEM2MEM) |
  88                             (STM_DMA_CCR_PL_HIGH << STM_DMA_CCR_PL) |
  89                             (STM_DMA_CCR_MSIZE_16 << STM_DMA_CCR_MSIZE) |
  90                             (STM_DMA_CCR_PSIZE_16 << STM_DMA_CCR_PSIZE) |
  91                             (1 << STM_DMA_CCR_MINC) |
  92                             (0 << STM_DMA_CCR_PINC) |
  93                             (0 << STM_DMA_CCR_CIRC) |
  94                             (STM_DMA_CCR_DIR_PER_TO_MEM << STM_DMA_CCR_DIR));
  95         ao_dma_set_isr(STM_DMA_INDEX(STM_DMA_CHANNEL_ADC1), ao_adc_done);
  96         ao_dma_start(STM_DMA_INDEX(STM_DMA_CHANNEL_ADC1));
  97
  98         stm_adc.cr2 = AO_ADC_CR2_VAL | (1 << STM_ADC_CR2_SWSTART);
  99 }
 100
 101 /*
 102  * Fetch a copy of the most recent ADC data
 103  */
 104 void
 105 ao_adc_get(__xdata struct ao_adc *packet)
 106 {
 107         uint8_t i = ao_data_ring_prev(ao_data_head);
 108         memcpy(packet, (void *) &ao_data_ring[i].adc, sizeof (struct ao_adc));
 109 }
 110
 111 void
 112 ao_data_get(__xdata struct ao_data *packet)
 113 {
 114         uint8_t i = ao_data_ring_prev(ao_data_head);
 115         memcpy(packet, (void *) &ao_data_ring[i], sizeof (struct ao_data));
 116 }
 117
 118 static void
 119 ao_adc_dump(void) __reentrant
 120 {
 121         struct ao_data  packet;
 122         int16_t *d;
 123         uint8_t i;
 124
 125         ao_data_get(&packet);
 126         printf("tick: %5u",  packet.tick);
 127         d = (int16_t *) (&packet.adc);
 128         for (i = 0; i < AO_NUM_ADC; i++)
 129                 printf (" %2d: %5d", i, d[i]);
 130         printf("\n");
 131 }
 132
 133 __code struct ao_cmds ao_adc_cmds[] = {
 134         { ao_adc_dump,  "a\0Display current ADC values" },
 135         { 0, NULL },
 136 };
 137
 138 void
 139 ao_adc_init(void)
 140 {
 141 #ifdef AO_ADC_PIN0_PORT
 142         stm_rcc.ahbenr |= AO_ADC_RCC_AHBENR;
 143 #endif
 144
 145 #ifdef AO_ADC_PIN0_PORT
 146         stm_moder_set(&AO_ADC_PIN0_PORT, AO_ADC_PIN0_PIN, STM_MODER_ANALOG);
 147 #endif
 148 #ifdef AO_ADC_PIN1_PORT
 149         stm_moder_set(&AO_ADC_PIN1_PORT, AO_ADC_PIN1_PIN, STM_MODER_ANALOG);
 150 #endif
 151 #ifdef AO_ADC_PIN2_PORT
 152         stm_moder_set(&AO_ADC_PIN2_PORT, AO_ADC_PIN2_PIN, STM_MODER_ANALOG);
 153 #endif
 154 #ifdef AO_ADC_PIN3_PORT
 155         stm_moder_set(&AO_ADC_PIN3_PORT, AO_ADC_PIN3_PIN, STM_MODER_ANALOG);
 156 #endif
 157 #ifdef AO_ADC_PIN4_PORT
 158         stm_moder_set(&AO_ADC_PIN4_PORT, AO_ADC_PIN4_PIN, STM_MODER_ANALOG);
 159 #endif
 160 #ifdef AO_ADC_PIN5_PORT
 161         stm_moder_set(&AO_ADC_PIN5_PORT, AO_ADC_PIN5_PIN, STM_MODER_ANALOG);
 162 #endif
 163 #ifdef AO_ADC_PIN6_PORT
 164         stm_moder_set(&AO_ADC_PIN6_PORT, AO_ADC_PIN6_PIN, STM_MODER_ANALOG);
 165 #endif
 166 #ifdef AO_ADC_PIN7_PORT
 167         stm_moder_set(&AO_ADC_PIN7_PORT, AO_ADC_PIN7_PIN, STM_MODER_ANALOG);
 168 #endif
 169 #ifdef AO_ADC_PIN8_PORT
 170         stm_moder_set(&AO_ADC_PIN8_PORT, AO_ADC_PIN8_PIN, STM_MODER_ANALOG);
 171 #endif
 172 #ifdef AO_ADC_PIN9_PORT
 173         stm_moder_set(&AO_ADC_PIN9_PORT, AO_ADC_PIN9_PIN, STM_MODER_ANALOG);
 174 #endif
 175
 176         stm_rcc.apb2enr |= (1 << STM_RCC_APB2ENR_ADC1EN);
 177
 178         /* Turn off ADC during configuration */
 179         stm_adc.cr2 = 0;
 180
 181         stm_adc.cr1 = ((0 << STM_ADC_CR1_OVRIE ) |
 182                        (STM_ADC_CR1_RES_12 << STM_ADC_CR1_RES ) |
 183                        (0 << STM_ADC_CR1_AWDEN ) |
 184                        (0 << STM_ADC_CR1_JAWDEN ) |
 185                        (0 << STM_ADC_CR1_PDI ) |
 186                        (0 << STM_ADC_CR1_PDD ) |
 187                        (0 << STM_ADC_CR1_DISCNUM ) |
 188                        (0 << STM_ADC_CR1_JDISCEN ) |
 189                        (0 << STM_ADC_CR1_DISCEN ) |
 190                        (0 << STM_ADC_CR1_JAUTO ) |
 191                        (0 << STM_ADC_CR1_AWDSGL ) |
 192                        (1 << STM_ADC_CR1_SCAN ) |
 193                        (0 << STM_ADC_CR1_JEOCIE ) |
 194                        (0 << STM_ADC_CR1_AWDIE ) |
 195                        (0 << STM_ADC_CR1_EOCIE ) |
 196                        (0 << STM_ADC_CR1_AWDCH ));
 197
 198         /* 384 cycle sample time for everyone */
 199         stm_adc.smpr1 = 0x3ffff;
 200         stm_adc.smpr2 = 0x3fffffff;
 201         stm_adc.smpr3 = 0x3fffffff;
 202
 203         stm_adc.sqr1 = ((AO_NUM_ADC - 1) << 20);
 204         stm_adc.sqr2 = 0;
 205         stm_adc.sqr3 = 0;
 206         stm_adc.sqr4 = 0;
 207         stm_adc.sqr5 = 0;
 208 #if AO_NUM_ADC > 0
 209         stm_adc.sqr5 |= (AO_ADC_SQ1 << 0);
 210 #endif
 211 #if AO_NUM_ADC > 1
 212         stm_adc.sqr5 |= (AO_ADC_SQ2 << 5);
 213 #endif
 214 #if AO_NUM_ADC > 2
 215         stm_adc.sqr5 |= (AO_ADC_SQ3 << 10);
 216 #endif
 217 #if AO_NUM_ADC > 3
 218         stm_adc.sqr5 |= (AO_ADC_SQ4 << 15);
 219 #endif
 220 #if AO_NUM_ADC > 4
 221         stm_adc.sqr5 |= (AO_ADC_SQ5 << 20);
 222 #endif
 223 #if AO_NUM_ADC > 5
 224         stm_adc.sqr5 |= (AO_ADC_SQ6 << 25);
 225 #endif
 226 #if AO_NUM_ADC > 6
 227         stm_adc.sqr4 |= (AO_ADC_SQ7 << 0);
 228 #endif
 229 #if AO_NUM_ADC > 7
 230         stm_adc.sqr4 |= (AO_ADC_SQ8 << 5);
 231 #endif
 232 #if AO_NUM_ADC > 8
 233         stm_adc.sqr4 |= (AO_ADC_SQ9 << 10);
 234 #endif
 235
 236         /* Turn ADC on */
 237         stm_adc.cr2 = AO_ADC_CR2_VAL;
 238
 239         /* Wait for ADC to be ready */
 240         while (!(stm_adc.sr & (1 << STM_ADC_SR_ADONS)))
 241                 ;
 242
 243 #if HAS_ADC_TEMP
 244         stm_adc.ccr = ((1 << STM_ADC_CCR_TSVREFE));
 245 #else
 246         stm_adc.ccr = 0;
 247 #endif
 248         /* Clear any stale status bits */
 249         stm_adc.sr = 0;
 250         ao_adc_ready = 1;
 251
 252         ao_dma_alloc(STM_DMA_INDEX(STM_DMA_CHANNEL_ADC1));
 253         ao_cmd_register(&ao_adc_cmds[0]);
 254 }