more work on placement, a few traces added
[hw/telelco] / Makefile
1 PROJECT=telelco
2
3 SCHEMATICS=telelco.sch
4 LAYERS=4
5
6 SILK=both
7
8 include ../altusmetrum/pcb.mk