spice models

diff --git a/spice/Fairchild/FDS9926A.mod b/spice/Fairchild/FDS9926A.mod
new file mode 100644 (file)
index 0000000..7235623
--- /dev/null
+++ b/spice/Fairchild/FDS9926A.mod
@@ -0,0 +1,50 @@
+*FDS9926A at Temp. Electrical Model\r
+*-------------------------------------\r
+.SUBCKT FDS9926A 20 10 30 50\r
+*20=DRAIN 10=GATE 30=SOURCE 50=VTEMP\r
+Rg 10 11x 1\r
+Rdu 12x 1 1u\r
+M1 2 1 4x 4x DMOS L=1u W=1u\r
+.MODEL DMOS NMOS(VTO=1.2 KP=2.93E+1\r
++THETA=.133333 VMAX=9E5 LEVEL=3)\r
+Cgs 1 5x 556p\r
+Rd 20 4 5E-3 \r
+Dds 5x 4 DDS\r
+.MODEL DDS D( M=4.32E-1 VJ=6.89E-1 CJO=196p)\r
+Dbody 5x 20 DBODY\r
+.MODEL DBODY D(IS=2.53E-11 N=1.074937 RS=.00065 TT=6.9n)\r
+Ra 4 2 5E-3 \r
+Rs 5x 5 0.5m\r
+Ls 5 30 0.5n\r
+M2 1 8 6 6 INTER\r
+E2 8 6 4 1 2\r
+.MODEL INTER NMOS(VTO=0 KP=10 LEVEL=1)\r
+Cgdmax 7 4 587p\r
+Rcgd 7 4 10meg\r
+Dgd 6 4 DGD\r
+Rdgd 6 4 10meg\r
+.MODEL DGD D(M=2.95E-1 VJ=1.54E-2 CJO=587p)\r
+M3 7 9 1 1 INTER\r
+E3 9 1 4 1 -2\r
+*ZX SECTION\r
+EOUT 4x 6x poly(2) (1x,0) (3x,0) 0 0 0 0 1\r
+FCOPY 0 3x VSENSE 1\r
+RIN 1x 0 1G\r
+VSENSE 6x 5x 0\r
+RREF 3x 0 10m\r
+*TEMP SECTION\r
+ED 101 0 VALUE {V(50,100)}\r
+VAMB 100 0 25\r
+EKP 1x 0 101 0 .014\r
+*VTO TEMP SECTION\r
+EVTO 102 0 101 0 .001\r
+EVT 12x 11x 102 0 1\r
+*DIODE THEMO BREAKDOWN SECTION\r
+EBL VB1 VB2 101 0 .08\r
+VBLK VB2 0 20\r
+D 20 DB1 DBLK\r
+.MODEL DBLK D(IS=1E-14 CJO=.1p RS=.1)\r
+EDB DB1 0 VB1 0 1\r
+.ENDS FDS9926A\r
+*FDS9926A (Rev.A) 8/25/03 \r
+*ST\r

diff --git a/spice/spice-20030321.tar.gz b/spice/spice-20030321.tar.gz
new file mode 100644 (file)
index 0000000..0a8065b
Binary files /dev/null and b/spice/spice-20030321.tar.gz differ