projects
/
fw
/
openocd
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
target: add Espressif ESP32-S3 basic support
[fw/openocd]
/
tcl
/
board
/
at91cap7a-stk-sdram.cfg
diff --git
a/tcl/board/at91cap7a-stk-sdram.cfg
b/tcl/board/at91cap7a-stk-sdram.cfg
index 72d9e0184847083abd7d44b9968715086ce26b60..182a4067f9aa332000135ce83be5b7ae46b65f89 100644
(file)
--- a/
tcl/board/at91cap7a-stk-sdram.cfg
+++ b/
tcl/board/at91cap7a-stk-sdram.cfg
@@
-15,7
+15,7
@@
if { [info exists ENDIAN] } {
set _ENDIAN little
}
set _ENDIAN little
}
-if { [info exists CPUTAPID
] } {
+if { [info exists CPUTAPID] } {
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x40700f0f
set _CPUTAPID $CPUTAPID
} else {
set _CPUTAPID 0x40700f0f
@@
-24,32
+24,31
@@
if { [info exists CPUTAPID ] } {
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
set _TARGETNAME $_CHIPNAME.cpu
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME
-variant arm7tdmi
+target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME
$_TARGETNAME configure -event reset-start {
# start off real slow when we're running off internal RC oscillator
$_TARGETNAME configure -event reset-start {
# start off real slow when we're running off internal RC oscillator
-
jtag_khz
32
+
adapter speed
32
}
proc peek32 {address} {
}
proc peek32 {address} {
- mem2array t 32 $address 1
- return $t(0)
+ return [read_memory $address 32 1]
}
# Wait for an expression to be true with a timeout
proc wait_state {expression} {
}
# Wait for an expression to be true with a timeout
proc wait_state {expression} {
- for {set i 0} {$i < 1000} {set i [expr
$i + 1
]} {
+ for {set i 0} {$i < 1000} {set i [expr
{$i + 1}
]} {
if {[uplevel 1 $expression] == 0} {
return
}
}
if {[uplevel 1 $expression] == 0} {
return
}
}
- return -code 1 "Timed out"
+ return -code 1 "Timed out"
}
# Use a global variable here to be able to tinker interactively with
# post reset jtag frequency.
global post_reset_khz
}
# Use a global variable here to be able to tinker interactively with
# post reset jtag frequency.
global post_reset_khz
-# Danger!!!! Even 16MHz kinda works with this target, but
+# Danger!!!! Even 16MHz kinda works with this target, but
# it needs to be as low as 2000kHz to be stable.
set post_reset_khz 2000
# it needs to be as low as 2000kHz to be stable.
set post_reset_khz 2000
@@
-61,25
+60,25
@@
$_TARGETNAME configure -event reset-init {
mww 0xfffffd08 0xa5000001
# Enable main oscillator
mww 0xFFFFFc20 0x00000f01
mww 0xfffffd08 0xa5000001
# Enable main oscillator
mww 0xFFFFFc20 0x00000f01
- wait_state {expr {([peek32 0xFFFFFC68] & 0x1) == 0}}
+ wait_state {expr {([peek32 0xFFFFFC68] & 0x1) == 0}}
# Set PLLA to 96MHz
mww 0xFFFFFc28 0x20072801
# Set PLLA to 96MHz
mww 0xFFFFFc28 0x20072801
- wait_state {expr {([peek32 0xFFFFFC68] & 0x2) == 0}}
+ wait_state {expr {([peek32 0xFFFFFC68] & 0x2) == 0}}
# Select prescaler
mww 0xFFFFFC30 0x00000004
# Select prescaler
mww 0xFFFFFC30 0x00000004
- wait_state {expr {([peek32 0xFFFFFC68] & 0x8) == 0}}
+ wait_state {expr {([peek32 0xFFFFFC68] & 0x8) == 0}}
# Select master clock to 48MHz
mww 0xFFFFFC30 0x00000006
# Select master clock to 48MHz
mww 0xFFFFFC30 0x00000006
- wait_state {expr {([peek32 0xFFFFFC68] & 0x8) == 0}}
+ wait_state {expr {([peek32 0xFFFFFC68] & 0x8) == 0}}
echo "Master clock ok."
echo "Master clock ok."
-
+
# Now that we're up and running, crank up speed!
# Now that we're up and running, crank up speed!
- global post_reset_khz ;
jtag_khz
$post_reset_khz
-
+ global post_reset_khz ;
adapter speed
$post_reset_khz
+
echo "Configuring the SDRAM controller..."
# Configure EBI Chip select for SDRAM
echo "Configuring the SDRAM controller..."
# Configure EBI Chip select for SDRAM
@@
-95,7
+94,7
@@
$_TARGETNAME configure -event reset-init {
# Configure SDRAMC CR
mww 0xFFFFEA08 0xA63392F9
# Configure SDRAMC CR
mww 0xFFFFEA08 0xA63392F9
-
+
# NOP command
mww 0xFFFFEA00 0x1
mww 0x20000000 0
# NOP command
mww 0xFFFFEA00 0x1
mww 0x20000000 0
@@
-151,7
+150,7
@@
$_TARGETNAME configure -event reset-init {
#remap internal memory at address 0x0
mww 0xffffef00 0x3
#remap internal memory at address 0x0
mww 0xffffef00 0x3
-
+
echo "SDRAM configuration ok."
}
echo "SDRAM configuration ok."
}
@@
-162,4
+161,3
@@
arm7_9 fast_memory_access enable
#set _FLASHNAME $_CHIPNAME.flash
#flash bank $_FLASHNAME at91sam7 0 0 0 0 $_TARGETNAME 0 0 0 0 0 0 0 18432
#set _FLASHNAME $_CHIPNAME.flash
#flash bank $_FLASHNAME at91sam7 0 0 0 0 $_TARGETNAME 0 0 0 0 0 0 0 18432
-