projects
/
hw
/
teleshield
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
31b7771
)
clean up some "copper lint"
author
Bdale Garbee
<bdale@gag.com>
Tue, 20 Dec 2011 02:50:46 +0000
(19:50 -0700)
committer
Bdale Garbee
<bdale@gag.com>
Tue, 20 Dec 2011 02:50:46 +0000
(19:50 -0700)
teleshield.pcb
patch
|
blob
|
history
diff --git
a/teleshield.pcb
b/teleshield.pcb
index 476f570330a67300f6d0697e2ebd464d65a8a06d..8ef67419916cac7b2edfa6434e142e147bdd410e 100644
(file)
--- a/
teleshield.pcb
+++ b/
teleshield.pcb
@@
-6,11
+6,11
@@
FileVersion[20070407]
PCB["Diavolino" 270000 210000]
Grid[100.0 0 0 0]
PCB["Diavolino" 270000 210000]
Grid[100.0 0 0 0]
-Cursor[
2900 7
1100 0.000000]
+Cursor[
3900
1100 0.000000]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[600 1000 600 500 1500 700]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[600 1000 600 500 1500 700]
-Flags("nameonpcb,clearnew,snappin")
+Flags("nameonpcb,clearnew,snappin
,showmask
")
Groups("1,c:2,s:3")
Styles["Signal,1000,2900,1500,700:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
Groups("1,c:2,s:3")
Styles["Signal,1000,2900,1500,700:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
@@
-1545,7
+1545,6
@@
Element["" "SOT23-5" "U1" "unknown" 43555 199144 -8356 -4841 0 89 ""]
)
Layer(1 "component")
(
)
Layer(1 "component")
(
- Line[180000 200000 180003 199997 2500 2000 "clearline"]
Line[97100 168500 97047 168553 1000 1600 "clearline"]
Line[97047 168553 97047 168850 1000 1600 "clearline"]
Line[97047 172216 97050 172214 2500 2000 "clearline"]
Line[97100 168500 97047 168553 1000 1600 "clearline"]
Line[97047 168553 97047 168850 1000 1600 "clearline"]
Line[97047 172216 97050 172214 2500 2000 "clearline"]
@@
-1572,12
+1571,10
@@
Layer(1 "component")
Line[180614 31009 180600 30995 1000 1600 "clearline"]
Line[180600 30995 180600 18900 1000 1600 "clearline"]
Line[183200 16400 203600 16400 1000 1600 "clearline"]
Line[180614 31009 180600 30995 1000 1600 "clearline"]
Line[180600 30995 180600 18900 1000 1600 "clearline"]
Line[183200 16400 203600 16400 1000 1600 "clearline"]
- Line[220000 11300 220000 10000 1000 1600 "clearline"]
Line[178056 31009 178100 30965 1000 1600 "clearline"]
Line[178100 30965 178100 18900 1000 1600 "clearline"]
Line[178100 18900 175600 16400 1000 1600 "clearline"]
Line[175600 16400 150500 16400 1000 1600 "clearline"]
Line[178056 31009 178100 30965 1000 1600 "clearline"]
Line[178100 30965 178100 18900 1000 1600 "clearline"]
Line[178100 18900 175600 16400 1000 1600 "clearline"]
Line[175600 16400 150500 16400 1000 1600 "clearline"]
- Line[164000 11500 164000 10000 1000 1600 "clearline"]
Line[175497 31009 175500 31006 1000 1600 "clearline"]
Line[175500 31006 175500 21900 1000 1600 "clearline"]
Line[175500 21900 173000 19400 1000 1600 "clearline"]
Line[175497 31009 175500 31006 1000 1600 "clearline"]
Line[175500 31006 175500 21900 1000 1600 "clearline"]
Line[175500 21900 173000 19400 1000 1600 "clearline"]