projects
/
hw
/
telenano
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
3f89e35
)
a couple more copper tweaks to clean up overlap "jaggies"
author
Bdale Garbee
<bdale@gag.com>
Wed, 10 Nov 2010 17:59:27 +0000
(10:59 -0700)
committer
Bdale Garbee
<bdale@gag.com>
Wed, 10 Nov 2010 17:59:27 +0000
(10:59 -0700)
telenano.pcb
patch
|
blob
|
history
diff --git
a/telenano.pcb
b/telenano.pcb
index 1ff6f6144b03e953b7788aaf00e08493013ae3e4..0e5f037fc1d62967d5154fe2f41eec928e6a1492 100644
(file)
--- a/
telenano.pcb
+++ b/
telenano.pcb
@@
-1,5
+1,5
@@
# release: pcb 20091103
# release: pcb 20091103
-# date:
Fri Nov 5 17:38:11
2010
+# date:
Wed Nov 10 10:59:22
2010
# user: bdale (Bdale Garbee,KB0G)
# host: rover
# user: bdale (Bdale Garbee,KB0G)
# host: rover
@@
-1291,7
+1291,7
@@
Layer(1 "top")
Line[13800 39500 17514 39500 2500 2000 "clearline"]
Line[4000 39500 2700 39500 1000 2000 "clearline"]
Line[2700 39500 1500 40700 1000 2000 "clearline"]
Line[13800 39500 17514 39500 2500 2000 "clearline"]
Line[4000 39500 2700 39500 1000 2000 "clearline"]
Line[2700 39500 1500 40700 1000 2000 "clearline"]
- Line[1500 40900 1500 46
3
00 1000 2000 "clearline"]
+ Line[1500 40900 1500 46
1
00 1000 2000 "clearline"]
Line[77374 24122 77852 24600 1000 2000 "clearline"]
Line[56849 23032 67084 23032 1000 2000 "clearline"]
Line[67084 23032 67652 23600 1000 2000 "clearline"]
Line[77374 24122 77852 24600 1000 2000 "clearline"]
Line[56849 23032 67084 23032 1000 2000 "clearline"]
Line[67084 23032 67652 23600 1000 2000 "clearline"]
@@
-1329,8
+1329,8
@@
Layer(1 "top")
Line[49000 44400 49000 36914 1000 2000 "clearline"]
Line[49000 36914 48936 36850 1000 2000 "clearline"]
Line[86000 25000 81386 25000 2500 2000 "clearline"]
Line[49000 44400 49000 36914 1000 2000 "clearline"]
Line[49000 36914 48936 36850 1000 2000 "clearline"]
Line[86000 25000 81386 25000 2500 2000 "clearline"]
- Line[27900 47900 30
300 451
00 1000 2000 "clearline"]
- Line[30
4
00 44900 44200 44900 1000 2000 "clearline"]
+ Line[27900 47900 30
500 449
00 1000 2000 "clearline"]
+ Line[30
5
00 44900 44200 44900 1000 2000 "clearline"]
Line[44200 44900 47000 42400 1000 2000 "clearline"]
Line[47000 42400 47000 36882 1000 2000 "clearline"]
Line[47000 36882 46968 36850 1000 2000 "clearline"]
Line[44200 44900 47000 42400 1000 2000 "clearline"]
Line[47000 42400 47000 36882 1000 2000 "clearline"]
Line[47000 36882 46968 36850 1000 2000 "clearline"]
@@
-1340,7
+1340,7
@@
Layer(1 "top")
Line[48936 8555 48574 8193 1000 2000 "clearline"]
Line[58800 42900 58800 40000 2500 2000 "clearline"]
Line[18314 39500 17914 39900 1000 2000 "clearline"]
Line[48936 8555 48574 8193 1000 2000 "clearline"]
Line[58800 42900 58800 40000 2500 2000 "clearline"]
Line[18314 39500 17914 39900 1000 2000 "clearline"]
- Line[64500 34700 69
1
00 34700 1000 2000 "clearline"]
+ Line[64500 34700 69
0
00 34700 1000 2000 "clearline"]
Line[57806 30906 63500 36600 1000 2000 "clearline"]
Line[56849 32874 56849 35951 1000 2000 "clearline"]
Line[23700 29100 23900 28900 2500 2000 "clearline"]
Line[57806 30906 63500 36600 1000 2000 "clearline"]
Line[56849 32874 56849 35951 1000 2000 "clearline"]
Line[23700 29100 23900 28900 2500 2000 "clearline"]
@@
-1367,7
+1367,7
@@
Layer(1 "top")
Line[23522 21277 18886 21277 1000 2000 "clearline"]
Line[55249 13151 56700 11700 1000 2000 "clearline"]
Line[10000 18887 10613 19500 1000 2000 "clearline"]
Line[23522 21277 18886 21277 1000 2000 "clearline"]
Line[55249 13151 56700 11700 1000 2000 "clearline"]
Line[10000 18887 10613 19500 1000 2000 "clearline"]
- Line[25
6
00 16700 13762 16700 1000 2000 "clearline"]
+ Line[25
5
00 16700 13762 16700 1000 2000 "clearline"]
Line[13762 16700 13148 16086 1000 2000 "clearline"]
Line[4900 32900 4900 38800 2500 2000 "clearline"]
Line[19900 34900 24400 39400 1000 2000 "clearline"]
Line[13762 16700 13148 16086 1000 2000 "clearline"]
Line[4900 32900 4900 38800 2500 2000 "clearline"]
Line[19900 34900 24400 39400 1000 2000 "clearline"]