fully roued and passes DRC

diff --git a/megadongle.pcb b/megadongle.pcb
index e16d8de2458334e4abf4fe2845802bdfcf115644..194aaf45fa9f626b03909115e1901781a31b3c36 100644 (file)
--- a/megadongle.pcb
+++ b/megadongle.pcb
@@ -6,11 +6,11 @@ FileVersion[20070407]
 PCB["MegaDongle" 112500 112500]
 
 Grid[100.0 0 0 0]
-Cursor[1100 97100 0.000000]
+Cursor[600 8300 0.000000]
 PolyArea[200000000.000000]
 Thermal[0.500000]
 DRC[600 1000 600 500 1500 650]
-Flags("nameonpcb,clearnew,snappin")
+Flags("nameonpcb,clearnew,snappin,hidenames")
 Groups("1,c:2:3:4,s:5")
 Styles["Signal,1000,3000,1500,1000:Power,2500,6000,3500,1000:Fat,4000,24000,23600,1000:Skinny,600,2402,1181,600"]
 
@@ -834,10 +834,34 @@ Via[29100 58500 3000 2000 0 1500 "" "thermal(0X,1S)"]
 Via[99400 77000 3000 2000 0 1500 "" "thermal(2S)"]
 Via[99400 85200 3000 2000 0 1500 "" "thermal(0X,1S)"]
 Via[103900 69800 3000 2000 0 1500 "" "thermal(1S)"]
-Via[77700 61200 3000 2000 0 1500 "" "thermal(1S)"]
 Via[72948 45200 3100 2000 0 1500 "" "thermal(2S)"]
 Via[72900 51200 3000 2000 0 1500 "" ""]
-Via[81200 48100 3000 2000 0 1500 "" "thermal(0X,1S)"]
+Via[49700 85900 3000 2000 0 1500 "" ""]
+Via[40900 86200 3000 2000 0 1500 "" "thermal(2S)"]
+Via[73200 66100 3000 2000 0 1500 "" "thermal(1S,3X)"]
+Via[31500 40900 3000 2000 0 1500 "" "thermal(2S)"]
+Via[12800 76600 3000 2000 0 1500 "" ""]
+Via[103700 61700 3000 2000 0 1500 "" ""]
+Via[90900 54800 3000 2000 0 1500 "" ""]
+Via[26500 69500 3000 2000 0 1500 "" ""]
+Via[23400 63500 3000 2000 0 1500 "" ""]
+Via[21100 80000 3000 2000 0 1500 "" ""]
+Via[8600 48600 3000 2000 0 1500 "" ""]
+Via[27000 50900 3000 2000 0 1500 "" ""]
+Via[69600 27300 3000 2000 0 1500 "" ""]
+Via[69700 73300 3000 2000 0 1500 "" "thermal(2S)"]
+Via[73700 73200 3000 2000 0 1500 "" ""]
+Via[47600 43900 3000 2000 0 1500 "" "thermal(2S)"]
+Via[75800 31400 3000 2000 0 1500 "" "thermal(1S)"]
+Via[75700 35400 3000 2000 0 1500 "" "thermal(2S)"]
+Via[62300 72600 3000 2000 0 1500 "" ""]
+Via[65000 69300 3000 2000 0 1500 "" ""]
+Via[64400 75900 3000 2000 0 1500 "" ""]
+Via[80600 76800 3000 2000 0 1500 "" ""]
+Via[107500 71600 3000 2000 0 1500 "" ""]
+Via[76700 76500 3000 2000 0 1500 "" ""]
+Via[77500 87700 3000 2000 0 1500 "" ""]
+Via[74000 91500 3000 2000 0 1500 "" ""]
 
 Element["hidename" "hole-M2.5" "H1" "unknown" 20800 7800 -1800 -2800 0 100 ""]
 (
@@ -896,14 +920,14 @@ Element["hidename" "0402" "C5" "0.1uF" 106400 30600 -1044 -2643 3 100 ""]
 
        )
 
-Element["hidename" "0402" "R103" "22" 55826 92100 -4466 3303 2 100 ""]
+Element["hidename" "0402" "R103" "22" 32000 98626 -3303 -4466 1 100 ""]
 (
-       Pad[1574 -393 1574 393 1968 2000 2568 "1" "1" "square"]
-       Pad[-1574 -393 -1574 393 1968 2000 2568 "2" "2" "square"]
+       Pad[-393 1574 393 1574 1968 2000 2568 "1" "1" "square"]
+       Pad[-393 -1574 393 -1574 1968 2000 2568 "2" "2" "square"]
 
        )
 
-Element["hidename" "0402" "R102" "22" 65000 90400 7650 -4850 1 100 ""]
+Element["hidename" "0402" "R102" "22" 27400 98600 7650 -4850 1 100 ""]
 (
        Pad[-393 1574 393 1574 1968 2000 2568 "1" "1" "square"]
        Pad[-393 -1574 393 -1574 1968 2000 2568 "2" "2" "square"]
@@ -1184,10 +1208,10 @@ Element["hidename" "NDK32" "X2" "32mhz" 32200 79600 -5800 2960 2 100 ""]
 
        )
 
-Element["hidename" "0402" "C4" "0.1uF" 70526 89900 3600 -2710 0 100 ""]
+Element["hidename" "0402" "C4" "0.1uF" 70400 83326 2710 3600 3 100 ""]
 (
-       Pad[-1574 -393 -1574 393 1968 2000 2568 "1" "1" "square"]
-       Pad[1574 -393 1574 393 1968 2000 2568 "2" "2" "square"]
+       Pad[-393 -1574 393 -1574 1968 2000 2568 "1" "1" "square"]
+       Pad[-393 1574 393 1574 1968 2000 2568 "2" "2" "square"]
 
        )
 
@@ -1232,24 +1256,6 @@ Element["hidename" "0402" "R13" "270" 105000 75026 -1150 -6850 3 100 ""]
 
        )
 
-Element["hidename" "0-215079-8" "J9" "Companion" 21113 33511 0 0 3 100 ""]
-(
-       Pin[-10000 0 6299 1200 7299 3150 "1" "1" "square,thermal(1X,3t)"]
-       Pin[0 5000 6299 1200 7299 3150 "2" "2" ""]
-       Pin[-10000 10000 6299 1200 7299 3150 "3" "3" ""]
-       Pin[0 15000 6299 1200 7299 3150 "4" "4" ""]
-       Pin[-10000 20000 6299 1200 7299 3150 "5" "5" ""]
-       Pin[0 25000 6299 1200 7299 3150 "6" "6" ""]
-       Pin[-10000 30000 6299 1200 7299 3150 "7" "7" "thermal(2X)"]
-       Pin[0 35000 6299 1200 7299 3150 "8" "8" ""]
-       Pin[-2913 -5511 7306 1400 7906 5906 "mnt" "0" ""]
-       ElementLine [5038 -9428 5038 44429 600]
-       ElementLine [-15039 44429 5038 44429 600]
-       ElementLine [-15039 -9428 -15039 44429 600]
-       ElementLine [-15039 -9428 5038 -9428 600]
-
-       )
-
 Element["hidename" "0402" "C45" "47nF" 72126 62700 19600 6000 2 100 ""]
 (
        Pad[1574 -393 1574 393 1968 2000 2568 "1" "1" "square"]
@@ -1306,17 +1312,17 @@ Element["" "0402" "C610" "0.1uF" 106400 38026 -2050 -5424 3 100 ""]
 
        )
 
-Element["" "0402" "R401" "10k" 49500 89074 -1850 -6050 3 100 ""]
+Element["" "0402" "R401" "10k" 49700 90474 -1850 -6050 3 100 ""]
 (
        Pad[-393 -1574 393 -1574 1968 2000 2568 "1" "1" "square"]
        Pad[-393 1574 393 1574 1968 2000 2568 "2" "2" "square"]
 
        )
 
-Element["" "0402" "R402" "10k" 32774 44600 7150 -1750 2 100 ""]
+Element["" "0402" "R402" "10k" 74174 27400 -7150 1750 0 100 ""]
 (
-       Pad[1574 -393 1574 393 1968 2000 2568 "1" "1" "square"]
-       Pad[-1574 -393 -1574 393 1968 2000 2568 "2" "2" "square"]
+       Pad[-1574 -393 -1574 393 1968 2000 2568 "1" "1" "square"]
+       Pad[1574 -393 1574 393 1968 2000 2568 "2" "2" "square"]
 
        )
 
@@ -1334,71 +1340,13 @@ Element["" "0402" "C602" "0.1uF" 79126 55300 4450 -3250 0 100 ""]
 
        )
 
-Element["" "0402" "L600" "bead" 70526 78800 -6950 2250 0 100 ""]
+Element["" "0402" "L600" "bead" 71826 70100 -6950 2250 0 100 ""]
 (
        Pad[-1574 -393 -1574 393 1968 2000 2568 "1" "1" "square"]
        Pad[1574 -393 1574 393 1968 2000 2568 "2" "2" "square"]
 
        )
 
-Element["onsolder" "lqfp48" "U2" "STM32L151" 51600 62300 -6200 -5800 3 100 "auto"]
-(
-       Pad[14960 10826 18503 10826 1181 787 1811 "PA2/USART2_TX/ADC_IN2/TIM2_CH3/TIM9_CH1" "12" "onsolder,square,edge2"]
-       Pad[-18504 10826 -14961 10826 1181 787 1811 "PB12/SPI2_NSS/I2C2_SMBA/USART3_CKI/ADC_IN18/TIM10_CH1" "25" "onsolder,square"]
-       Pad[10826 -18504 10826 -14961 1181 787 1811 "VDD3" "48" "onsolder,square"]
-       Pad[10826 14960 10826 18503 1181 787 1811 "PA3/USART2_RX/ADC_IN3/TIM2_CH4/TIM9_CH2" "13" "onsolder,square,edge2"]
-       Pad[14960 8857 18503 8857 1181 787 1811 "PA1/USART2_RTS/ADC_IN1/TIM2_CH2" "11" "onsolder,square,edge2"]
-       Pad[-18504 8857 -14961 8857 1181 787 1811 "PB13/SPI2_SCK/USART3_CTS/ADC_IN19/TIM9_CH1" "26" "onsolder,square"]
-       Pad[8857 -18504 8857 -14961 1181 787 1811 "VSS3" "47" "onsolder,square"]
-       Pad[8857 14960 8857 18503 1181 787 1811 "PA4/SPI1_NSS/USART2_CK/ADC_IN4/DAC_OUT1" "14" "onsolder,square,edge2"]
-       Pad[14960 6889 18503 6889 1181 787 1811 "PA0/WKUP1/USART2_CTS/ADC_IN0/TIM2_CH1_ETR" "10" "onsolder,square,edge2"]
-       Pad[-18504 6889 -14961 6889 1181 787 1811 "PB14/SPI2_MISO/USART3_RTS/ADC_IN20/TIM9_CH2" "27" "onsolder,square"]
-       Pad[6889 -18504 6889 -14961 1181 787 1811 "PB9/TIM4_CH4/I2C1_SDA/TIM11_CH1" "46" "onsolder,square"]
-       Pad[6889 14960 6889 18503 1181 787 1811 "PA5/SPI1_SCK/ADC_IN5/DAC_OUT2/TIM2_CH1_ETR" "15" "onsolder,square,edge2"]
-       Pad[14960 4920 18503 4920 1181 787 1811 "VDDA" "9" "onsolder,square,edge2"]
-       Pad[-18504 4920 -14961 4920 1181 787 1811 "PB15/SPI2_MOSI/ADC_IN21/TIM11_CH1/RTC_50_60HZ" "28" "onsolder,square"]
-       Pad[4920 -18504 4920 -14961 1181 787 1811 "PB8/TIM4_CH3/I2C1_SCL/TIM10_CH1" "45" "onsolder,square"]
-       Pad[4920 14960 4920 18503 1181 787 1811 "PA6/SPI1_MISO_ADC_IN6/TIM3_CH1/TIM10_CH1" "16" "onsolder,square,edge2"]
-       Pad[14960 2952 18503 2952 1181 787 1811 "VSSA" "8" "onsolder,square,edge2"]
-       Pad[-18504 2952 -14961 2952 1181 787 1811 "PA8/USART1_CK/MCO" "29" "onsolder,square"]
-       Pad[2952 -18504 2952 -14961 1181 787 1811 "BOOT0" "44" "onsolder,square"]
-       Pad[2952 14960 2952 18503 1181 787 1811 "PA7/SPI1_MOSI/ADC_IN7/TIM3_CH2/TIM11_CH1" "17" "onsolder,square,edge2"]
-       Pad[14960 983 18503 983 1181 787 1811 "NRST" "7" "found,onsolder,square,edge2"]
-       Pad[-18504 983 -14961 983 1181 787 1811 "PA9/USART1_TX" "30" "onsolder,square"]
-       Pad[983 -18504 983 -14961 1181 787 1811 "PB7/I2C1_SDA/TIM4_CH2/USART1_RX/PVD_IN" "43" "onsolder,square"]
-       Pad[983 14960 983 18503 1181 787 1811 "PB0/ADC_IN8/TIM3_CH3/VREF_OUT" "18" "onsolder,square,edge2"]
-       Pad[14960 -984 18503 -984 1181 787 1811 "PH1/OSC_OUT" "6" "onsolder,square,edge2"]
-       Pad[-18504 -984 -14961 -984 1181 787 1811 "PA10/USART1_RX" "31" "onsolder,square"]
-       Pad[-984 -18504 -984 -14961 1181 787 1811 "PB6/I2C1_SCL/TIM4_CH1/USART1_TX" "42" "onsolder,square"]
-       Pad[-984 14960 -984 18503 1181 787 1811 "PB1/ADC_IN9/TIM3_CH4/VREF_OUT" "19" "onsolder,square,edge2"]
-       Pad[14960 -2953 18503 -2953 1181 787 1811 "PH0/OSC_IN" "5" "onsolder,square,edge2"]
-       Pad[-18504 -2953 -14961 -2953 1181 787 1811 "PA11/USART1_CTS/USBDM/SPI1_MISO" "32" "onsolder,square"]
-       Pad[-2953 -18504 -2953 -14961 1181 787 1811 "PB5/I2C1_SMBA/TIM3_CH2/SPI1_MOSI" "41" "onsolder,square"]
-       Pad[-2953 14960 -2953 18503 1181 787 1811 "PB2/BOOT1" "20" "onsolder,square,edge2"]
-       Pad[14960 -4921 18503 -4921 1181 787 1811 "PC15/OSC32_OUT" "4" "onsolder,square,edge2"]
-       Pad[-18504 -4921 -14961 -4921 1181 787 1811 "PA12/USART1_RTS/USBDP/SPI1_MOSI" "33" "onsolder,square"]
-       Pad[-4921 -18504 -4921 -14961 1181 787 1811 "PB4/JNTRSTSPI1_MISO/TIM3_CH1" "40" "onsolder,square"]
-       Pad[-4921 14960 -4921 18503 1181 787 1811 "PB10/I2C2_SCL/USART3_TX/TIM2_CH3" "21" "onsolder,square,edge2"]
-       Pad[14960 -6890 18503 -6890 1181 787 1811 "PC14/OSC32_IN" "3" "onsolder,square,edge2"]
-       Pad[-18504 -6890 -14961 -6890 1181 787 1811 "PA13/JTMS/SWDIO" "34" "onsolder,square"]
-       Pad[-6890 -18504 -6890 -14961 1181 787 1811 "PB3/JTDO/TIM2_CH2/TRACESWO/SPI1_SCK" "39" "onsolder,square"]
-       Pad[-6890 14960 -6890 18503 1181 787 1811 "PB11/I2C2_SDA/USART3_RX/TIM2_CH4" "22" "onsolder,square,edge2"]
-       Pad[14960 -8858 18503 -8858 1181 787 1811 "PC13/RTC_AF1/WKUP2" "2" "onsolder,square,edge2"]
-       Pad[-18504 -8858 -14961 -8858 1181 787 1811 "VSS2" "35" "onsolder,square"]
-       Pad[-8858 -18504 -8858 -14961 1181 787 1811 "PA15/JTDI/TIM2_CH1_ETR/SPI1_NSS" "38" "onsolder,square"]
-       Pad[-8858 14960 -8858 18503 1181 787 1811 "VSS1" "23" "onsolder,square,edge2"]
-       Pad[14960 -10827 18503 -10827 1181 787 1811 "VLCD" "1" "onsolder,square,edge2"]
-       Pad[-18504 -10827 -14961 -10827 1181 787 1811 "VDD2" "36" "onsolder,square"]
-       Pad[-10827 -18504 -10827 -14961 1181 787 1811 "PA14/JTCK/SWCLK" "37" "onsolder,square"]
-       Pad[-10827 14960 -10827 18503 1181 787 1811 "VDD1" "24" "onsolder,square,edge2"]
-       ElementLine [-13780 13779 13779 13779 1000]
-       ElementLine [-13780 -13780 -13780 13779 1000]
-       ElementLine [-13780 -13780 13779 -13780 1000]
-       ElementLine [13779 -13780 13779 13779 1000]
-       ElementArc [14960 -14961 500 500 90 360 1000]
-
-       )
-
 Element["" "0402" "C33" "22pF" 76952 65626 2446 2324 3 100 ""]
 (
        Pad[-393 1574 393 1574 1968 2000 2568 "1" "1" "square"]
@@ -1463,11 +1411,101 @@ Element["hidename" "0402" "C172" "100pF" 76822 43400 6498 -150 2 100 ""]
        Pad[1574 -393 1574 393 1968 2000 2568 "1" "1" "square"]
        Pad[-1574 -393 -1574 393 1968 2000 2568 "2" "2" "square"]
 
+       )
+
+Element["onsolder" "lqfp64" "U7" "unknown" 56600 58700 0 0 3 100 "auto"]
+(
+       Pad[20865 14763 24408 14763 1181 787 1811 "PA2/USART2_TX/ADC_IN2/TIM2_CH3/TIM9_CH1" "16" "onsolder,square,edge2"]
+       Pad[-24409 14763 -20866 14763 1181 787 1811 "PB12/SPI2_NSS/I2C2_SMBA/USART3_CKI/ADC_IN18/TIM10_CH1" "33" "onsolder,square"]
+       Pad[14763 -24409 14763 -20866 1181 787 1811 "VDD3" "64" "onsolder,square"]
+       Pad[14763 20865 14763 24408 1181 787 1811 "PA3/USART2_RX/ADC_IN3/TIM2_CH4/TIM9_CH2" "17" "onsolder,square,edge2"]
+       Pad[20865 12794 24408 12794 1181 787 1811 "PA1/USART2_RTS/ADC_IN1/TIM2_CH2" "15" "onsolder,square,edge2"]
+       Pad[-24409 12794 -20866 12794 1181 787 1811 "PB13/SPI2_SCK/USART3_CTS/ADC_IN19/TIM9_CH1" "34" "onsolder,square"]
+       Pad[12794 -24409 12794 -20866 1181 787 1811 "VSS3" "63" "onsolder,square"]
+       Pad[12794 20865 12794 24408 1181 787 1811 "VSS4" "18" "onsolder,square,edge2"]
+       Pad[20865 10826 24408 10826 1181 787 1811 "PA0/WKUP1/USART2_CTS/ADC_IN0/TIM2_CH1_ETR" "14" "onsolder,square,edge2"]
+       Pad[-24409 10826 -20866 10826 1181 787 1811 "PB14/SPI2_MISO/USART3_RTS/ADC_IN20/TIM9_CH2" "35" "onsolder,square"]
+       Pad[10826 -24409 10826 -20866 1181 787 1811 "PB9/TIM4_CH4/I2C1_SDA/TIM11_CH1" "62" "onsolder,square"]
+       Pad[10826 20865 10826 24408 1181 787 1811 "VDD4" "19" "onsolder,square,edge2"]
+       Pad[20865 8857 24408 8857 1181 787 1811 "VDDA" "13" "onsolder,square,edge2"]
+       Pad[-24409 8857 -20866 8857 1181 787 1811 "PB15/SPI2_MOSI/ADC_IN21/TIM11_CH1/RTC_50_60HZ" "36" "onsolder,square"]
+       Pad[8857 -24409 8857 -20866 1181 787 1811 "PB8/TIM4_CH3/I2C1_SCL/TIM10_CH1" "61" "onsolder,square"]
+       Pad[8857 20865 8857 24408 1181 787 1811 "PA4/SPI1_NSS/USART2_CK/ADC_IN4/DAC_OUT1" "20" "onsolder,square,edge2"]
+       Pad[20865 6889 24408 6889 1181 787 1811 "VSSA" "12" "onsolder,square,edge2"]
+       Pad[-24409 6889 -20866 6889 1181 787 1811 "PC6/TIM3_CH1" "37" "onsolder,square"]
+       Pad[6889 -24409 6889 -20866 1181 787 1811 "BOOT0" "60" "onsolder,square"]
+       Pad[6889 20865 6889 24408 1181 787 1811 "PA5/SPI1_SCK/ADC_IN5/DAC_OUT2/TIM2_CH1_ETR" "21" "onsolder,square,edge2"]
+       Pad[20865 4920 24408 4920 1181 787 1811 "PC3/ADC_IN13" "11" "onsolder,square,edge2"]
+       Pad[-24409 4920 -20866 4920 1181 787 1811 "PC7/TIM3_CH2" "38" "onsolder,square"]
+       Pad[4920 -24409 4920 -20866 1181 787 1811 "PB7/I2C1_SDA/TIM4_CH2/USART1_RX/PVD_IN" "59" "onsolder,square"]
+       Pad[4920 20865 4920 24408 1181 787 1811 "PA6/SPI1_MISO_ADC_IN6/TIM3_CH1/TIM10_CH1" "22" "onsolder,square,edge2"]
+       Pad[20865 2952 24408 2952 1181 787 1811 "PC2/ADC_IN12" "10" "onsolder,square,edge2"]
+       Pad[-24409 2952 -20866 2952 1181 787 1811 "PC8/TIM3_CH3" "39" "onsolder,square"]
+       Pad[2952 -24409 2952 -20866 1181 787 1811 "PB6/I2C1_SCL/TIM4_CH1/USART1_TX" "58" "onsolder,square"]
+       Pad[2952 20865 2952 24408 1181 787 1811 "PA7/SPI1_MOSI/ADC_IN7/TIM3_CH2/TIM11_CH1" "23" "onsolder,square,edge2"]
+       Pad[20865 983 24408 983 1181 787 1811 "PC1/ADC_IN11" "9" "onsolder,square,edge2"]
+       Pad[-24409 983 -20866 983 1181 787 1811 "PC9/TIM3_CH4" "40" "onsolder,square"]
+       Pad[983 -24409 983 -20866 1181 787 1811 "PB5/I2C1_SMBA/TIM3_CH2/SPI1_MOSI" "57" "onsolder,square"]
+       Pad[983 20865 983 24408 1181 787 1811 "PC4/ADC_IN14" "24" "onsolder,square,edge2"]
+       Pad[20865 -984 24408 -984 1181 787 1811 "PC0/ADC_IN10" "8" "onsolder,square,edge2"]
+       Pad[-24409 -984 -20866 -984 1181 787 1811 "PA8/USART1_CK/MCO" "41" "onsolder,square"]
+       Pad[-984 -24409 -984 -20866 1181 787 1811 "PB4/JNTRSTSPI1_MISO/TIM3_CH1" "56" "onsolder,square"]
+       Pad[-984 20865 -984 24408 1181 787 1811 "PC5/ADC_IN15" "25" "onsolder,square,edge2"]
+       Pad[20865 -2953 24408 -2953 1181 787 1811 "NRST" "7" "onsolder,square,edge2"]
+       Pad[-24409 -2953 -20866 -2953 1181 787 1811 "PA9/USART1_TX" "42" "onsolder,square"]
+       Pad[-2953 -24409 -2953 -20866 1181 787 1811 "PB3/JTDO/TIM2_CH2/TRACESWO/SPI1_SCK" "55" "onsolder,square"]
+       Pad[-2953 20865 -2953 24408 1181 787 1811 "PB0/ADC_IN8/TIM3_CH3/VREF_OUT" "26" "onsolder,square,edge2"]
+       Pad[20865 -4921 24408 -4921 1181 787 1811 "PH1/OSC_OUT" "6" "onsolder,square,edge2"]
+       Pad[-24409 -4921 -20866 -4921 1181 787 1811 "PA10/USART1_RX" "43" "onsolder,square"]
+       Pad[-4921 -24409 -4921 -20866 1181 787 1811 "PD2/TIM3_ETR" "54" "onsolder,square"]
+       Pad[-4921 20865 -4921 24408 1181 787 1811 "PB1/ADC_IN9/TIM3_CH4/VREF_OUT" "27" "onsolder,square,edge2"]
+       Pad[20865 -6890 24408 -6890 1181 787 1811 "PH0/OSC_IN" "5" "onsolder,square,edge2"]
+       Pad[-24409 -6890 -20866 -6890 1181 787 1811 "PA11/USART1_CTS/USBDM/SPI1_MISO" "44" "onsolder,square"]
+       Pad[-6890 -24409 -6890 -20866 1181 787 1811 "PC12/USART3_CK" "53" "onsolder,square"]
+       Pad[-6890 20865 -6890 24408 1181 787 1811 "PB2/BOOT1" "28" "onsolder,square,edge2"]
+       Pad[20865 -8858 24408 -8858 1181 787 1811 "PC15/OSC32_OUT" "4" "onsolder,square,edge2"]
+       Pad[-24409 -8858 -20866 -8858 1181 787 1811 "PA12/USART1_RTS/USBDP/SPI1_MOSI" "45" "onsolder,square"]
+       Pad[-8858 -24409 -8858 -20866 1181 787 1811 "PC11/USART3_RX" "52" "onsolder,square"]
+       Pad[-8858 20865 -8858 24408 1181 787 1811 "PB10/I2C2_SCL/USART3_TX/TIM2_CH3" "29" "onsolder,square,edge2"]
+       Pad[20865 -10827 24408 -10827 1181 787 1811 "PC14/OSC32_IN" "3" "onsolder,square,edge2"]
+       Pad[-24409 -10827 -20866 -10827 1181 787 1811 "PA13/JTMS/SWDIO" "46" "onsolder,square"]
+       Pad[-10827 -24409 -10827 -20866 1181 787 1811 "PC10/USART3_TX" "51" "onsolder,square"]
+       Pad[-10827 20865 -10827 24408 1181 787 1811 "PB11/I2C2_SDA/USART3_RX/TIM2_CH4" "30" "onsolder,square,edge2"]
+       Pad[20865 -12795 24408 -12795 1181 787 1811 "PC13/RTC_AF1/WKUP2" "2" "onsolder,square,edge2"]
+       Pad[-24409 -12795 -20866 -12795 1181 787 1811 "VSS2" "47" "onsolder,square"]
+       Pad[-12795 -24409 -12795 -20866 1181 787 1811 "PA15/JTDI/TIM2_CH1_ETR/SPI1_NSS" "50" "onsolder,square"]
+       Pad[-12795 20865 -12795 24408 1181 787 1811 "VSS1" "31" "onsolder,square,edge2"]
+       Pad[20865 -14764 24408 -14764 1181 787 1811 "VLCD" "1" "onsolder,square,edge2"]
+       Pad[-24409 -14764 -20866 -14764 1181 787 1811 "VDD2" "48" "onsolder,square"]
+       Pad[-14764 -24409 -14764 -20866 1181 787 1811 "PA14/JTCK/SWCLK" "49" "onsolder,square"]
+       Pad[-14764 20865 -14764 24408 1181 787 1811 "VDD1" "32" "onsolder,square,edge2"]
+       ElementLine [-19685 19684 19684 19684 1000]
+       ElementLine [-19685 -19685 -19685 19684 1000]
+       ElementLine [-19685 -19685 19684 -19685 1000]
+       ElementLine [19684 -19685 19684 19684 1000]
+       ElementArc [20865 -20866 500 500 90 360 1000]
+
+       )
+
+Element["hidename" "0-215079-8" "J9" "Companion" 21113 33511 0 0 3 100 ""]
+(
+       Pin[-10000 0 6299 1200 7299 3150 "1" "1" "square,thermal(1X,3t)"]
+       Pin[0 5000 6299 1200 7299 3150 "2" "2" ""]
+       Pin[-10000 10000 6299 1200 7299 3150 "3" "3" ""]
+       Pin[0 15000 6299 1200 7299 3150 "4" "4" ""]
+       Pin[-10000 20000 6299 1200 7299 3150 "5" "5" ""]
+       Pin[0 25000 6299 1200 7299 3150 "6" "6" ""]
+       Pin[-10000 30000 6299 1200 7299 3150 "7" "7" "thermal(2X)"]
+       Pin[0 35000 6299 1200 7299 3150 "8" "8" ""]
+       Pin[-2913 -5511 7306 1400 7906 5906 "mnt" "0" ""]
+       ElementLine [5038 -9428 5038 44429 600]
+       ElementLine [-15039 44429 5038 44429 600]
+       ElementLine [-15039 -9428 -15039 44429 600]
+       ElementLine [-15039 -9428 5038 -9428 600]
+
        )
 Layer(1 "top")
 (
-       Line[57500 97600 57500 92000 1000 2000 "clearline"]
-       Line[65000 97600 65000 91974 1000 2000 "clearline"]
        Line[55300 7900 55300 16900 4000 2000 "clearline"]
        Line[39517 61417 41757 61417 1000 2000 "clearline"]
        Line[39517 61417 38500 60400 1000 2000 "clearline"]
@@ -1553,7 +1591,6 @@ Layer(1 "top")
        Line[85900 77300 85800 77200 1000 2000 "clearline"]
        Line[85800 81100 77900 81100 2500 2000 "clearline"]
        Line[77900 81100 77500 81500 2500 2000 "clearline"]
-       Line[26400 68300 26500 68200 1000 2000 "clearline"]
        Line[45100 29000 45100 34300 1000 2000 "clearline"]
        Line[45100 34300 46100 35300 1000 2000 "clearline"]
        Line[46100 35300 48274 35300 1000 2000 "clearline"]
@@ -1572,13 +1609,11 @@ Layer(1 "top")
        Line[36200 31700 40300 27600 1000 2000 "clearline"]
        Line[36200 35500 36200 38900 1000 2000 "clearline"]
        Line[36200 38900 38050 40750 1000 2000 "clearline"]
-       Line[68952 89900 68952 86452 1000 2000 "clearline"]
        Line[5000 85400 9100 85400 1000 2000 "clearline"]
        Line[3400 76800 3400 78682 1000 2000 "clearline"]
        Line[3400 78682 5000 80282 1000 2000 "clearline"]
        Line[105000 85400 105000 89700 1000 2000 "clearline"]
        Line[105000 89700 104900 89800 1000 2000 "clearline"]
-       Line[68952 86452 68200 85700 1000 2000 "clearline"]
        Line[44611 72144 44611 74389 1000 2000 "clearline"]
        Line[44611 74389 44000 75000 1000 2000 "clearline"]
        Line[44000 75000 44000 77100 1000 2000 "clearline"]
@@ -1616,8 +1651,6 @@ Layer(1 "top")
        Line[61244 59448 63300 59400 1000 2000 "clearline"]
        Line[63400 59398 64700 58900 1000 2000 "clearline"]
        Line[64700 58900 70526 58900 1000 2000 "clearline"]
-       Line[64974 85500 68000 85500 1000 2000 "clearline"]
-       Line[68000 85500 68500 86000 1000 2000 "clearline"]
        Line[64974 81700 64974 85174 1000 2000 "clearline"]
        Line[64974 85174 65300 85500 1000 2000 "clearline"]
        Line[59300 85400 61726 85400 1000 2000 "clearline"]
@@ -1645,7 +1678,6 @@ Layer(1 "top")
        Line[99400 83100 99400 85200 2500 2000 "clearline"]
        Line[94000 77200 99400 77200 2500 2000 "clearline"]
        Line[99400 79100 99400 77000 2500 2000 "clearline"]
-       Line[98800 70400 103300 70400 1000 2000 "clearline"]
        Line[104900 67274 104900 68800 1000 2000 "clearline"]
        Line[103300 70400 104900 68800 1000 2000 "clearline"]
        Line[98800 60953 101727 60953 1000 2000 "clearline"]
@@ -1679,7 +1711,6 @@ Layer(1 "top")
        Line[77526 51500 77526 55274 1000 2000 "clearline"]
        Line[77526 55274 77552 55300 1000 2000 "clearline"]
        Line[72900 51200 77526 51200 1000 2000 "clearline"]
-       Line[80700 55300 80700 51526 1000 2000 "clearline"]
        Line[80700 51526 80674 51500 1000 2000 "clearline"]
        Line[78448 47200 78448 43452 1000 2000 "clearline"]
        Line[78448 43452 78396 43400 1000 2000 "clearline"]
@@ -1694,6 +1725,120 @@ Layer(1 "top")
        Line[41757 55511 39911 55511 1000 2000 "clearline"]
        Line[39911 55511 39900 55500 1000 2000 "clearline"]
        Line[39900 55500 39900 53500 1000 2000 "clearline"]
+       Line[49700 88900 49700 85900 1000 2000 "clearline"]
+       Line[49700 92048 49700 97300 1000 2000 "clearline"]
+       Line[49700 97300 50000 97600 1000 2000 "clearline"]
+       Line[73700 62700 73700 66100 1000 2000 "clearline"]
+       Line[73700 66100 73200 66600 1000 2000 "clearline"]
+       Line[80152 70400 76952 67200 1000 2000 "clearline"]
+       Line[64974 81300 77300 81300 1000 2000 "clearline"]
+       Line[77300 81300 77500 81500 1000 2000 "clearline"]
+       Line[61826 85500 61826 87626 1000 2000 "clearline"]
+       Line[61826 87626 62500 88300 1000 2000 "clearline"]
+       Line[62500 88300 68700 88300 1000 2000 "clearline"]
+       Line[68700 88300 70400 86600 1000 2000 "clearline"]
+       Line[70400 86600 70400 84900 1000 2000 "clearline"]
+       Line[105000 73452 105648 73452 1000 2000 "clearline"]
+       Line[105648 73452 107500 71600 1000 2000 "clearline"]
+       Line[90900 54800 90900 66600 1000 2000 "clearline"]
+       Line[90900 66600 87100 70400 1000 2000 "clearline"]
+       Line[80152 70400 87100 70400 1000 2000 "clearline"]
+       Line[26500 69500 26500 61200 1000 2000 "clearline"]
+       Line[26500 61200 26000 60700 1000 2000 "clearline"]
+       Line[26000 60700 26000 54400 1000 2000 "clearline"]
+       Line[26000 54500 21113 48511 1000 2000 "clearline"]
+       Line[11113 43511 11113 43513 1000 2000 "clearline"]
+       Line[11113 43513 16000 48400 1000 2000 "clearline"]
+       Line[16000 48400 16000 60800 1000 2000 "clearline"]
+       Line[16000 60800 18700 63500 1000 2000 "clearline"]
+       Line[18700 63500 23400 63500 1000 2000 "clearline"]
+       Line[3400 73652 9852 73652 1000 2000 "clearline"]
+       Line[9852 73652 12800 76600 1000 2000 "clearline"]
+       Line[21113 68511 21113 79987 1000 2000 "clearline"]
+       Line[21113 79987 21100 80000 1000 2000 "clearline"]
+       Line[32000 100200 32000 101600 1000 2000 "clearline"]
+       Line[32000 101600 33600 103200 1000 2000 "clearline"]
+       Line[33600 103200 56100 103200 1000 2000 "clearline"]
+       Line[56100 103200 57500 101800 1000 2000 "clearline"]
+       Line[57500 101800 57500 97600 1000 2000 "clearline"]
+       Line[27400 100174 27400 101500 1000 2000 "clearline"]
+       Line[27400 101500 31000 105100 1000 2000 "clearline"]
+       Line[31000 105100 61900 105100 1000 2000 "clearline"]
+       Line[61900 105100 65000 102000 1000 2000 "clearline"]
+       Line[65000 102000 65000 97600 1000 2000 "clearline"]
+       Line[32000 97052 32000 94300 1000 2000 "clearline"]
+       Line[32000 94300 30200 92500 1000 2000 "clearline"]
+       Line[30200 92500 26000 92500 1000 2000 "clearline"]
+       Line[26000 92500 18200 84700 1000 2000 "clearline"]
+       Line[18200 84700 18200 72500 1000 2000 "clearline"]
+       Line[18200 72500 14200 68500 1000 2000 "clearline"]
+       Line[14200 68500 9000 68500 1000 2000 "clearline"]
+       Line[9000 68500 6600 66100 1000 2000 "clearline"]
+       Line[6600 66100 6600 50600 1000 2000 "clearline"]
+       Line[6600 50600 8600 48600 1000 2000 "clearline"]
+       Line[27100 50600 27100 46800 1000 2000 "clearline"]
+       Line[27100 46800 23600 43300 1000 2000 "clearline"]
+       Line[23600 43300 18400 43300 1000 2000 "clearline"]
+       Line[18400 43300 13900 38800 1000 2000 "clearline"]
+       Line[13900 38800 6300 38800 1000 2000 "clearline"]
+       Line[6300 38800 4200 40900 1000 2000 "clearline"]
+       Line[4200 40900 4200 68800 1000 2000 "clearline"]
+       Line[4200 68800 6200 70800 1000 2000 "clearline"]
+       Line[6200 70800 12400 70800 1000 2000 "clearline"]
+       Line[12400 70800 15700 74100 1000 2000 "clearline"]
+       Line[15700 74100 15700 85326 1000 2000 "clearline"]
+       Line[15700 85326 27400 97026 1000 2000 "clearline"]
+       Line[72600 27400 69700 27400 1000 2000 "clearline"]
+       Line[69700 27400 69600 27300 1000 2000 "clearline"]
+       Line[70300 73200 70300 70148 1000 2000 "clearline"]
+       Line[70300 70148 70252 70100 1000 2000 "clearline"]
+       Line[73400 70100 73400 72900 1000 2000 "clearline"]
+       Line[73400 72900 73700 73200 1000 2000 "clearline"]
+       Line[44000 80248 44000 94600 1000 2000 "clearline"]
+       Line[44000 94600 41000 97600 1000 2000 "clearline"]
+       Line[40900 86200 40900 84800 1000 2000 "clearline"]
+       Line[40900 84800 41200 84500 1000 2000 "clearline"]
+       Line[41200 84500 41200 78000 1000 2000 "clearline"]
+       Line[41200 78000 42000 77200 1000 2000 "clearline"]
+       Line[42000 77200 44000 77200 1000 2000 "clearline"]
+       Line[75748 27400 75748 31348 1000 2000 "clearline"]
+       Line[75748 31348 75800 31400 1000 2000 "clearline"]
+       Line[80700 51526 80700 58600 1000 2000 "clearline"]
+       Line[80700 58600 83053 60953 1000 2000 "clearline"]
+       Line[58390 72144 58390 73590 1000 2000 "clearline"]
+       Line[58390 73590 59100 74300 1000 2000 "clearline"]
+       Line[59100 74300 60600 74300 1000 2000 "clearline"]
+       Line[60600 74300 62300 72600 1000 2000 "clearline"]
+       Line[61244 69290 64990 69290 1000 2000 "clearline"]
+       Line[64990 69290 65000 69300 1000 2000 "clearline"]
+       Line[56421 72144 56421 74421 1000 2000 "clearline"]
+       Line[56421 74421 58300 76300 1000 2000 "clearline"]
+       Line[58300 76300 64000 76300 1000 2000 "clearline"]
+       Line[64000 76300 64400 75900 1000 2000 "clearline"]
+       Line[105100 73452 104148 73452 1000 2000 "clearline"]
+       Line[104148 73452 103100 74500 1000 2000 "clearline"]
+       Line[103300 74300 83400 74300 1000 2000 "clearline"]
+       Line[83200 74500 80700 77000 1000 2000 "clearline"]
+       Line[98800 70400 103300 70400 1000 2000 "clearline"]
+       Line[61244 65353 66953 65353 1000 2000 "clearline"]
+       Line[66953 65353 67900 66300 1000 2000 "clearline"]
+       Line[67900 66300 67900 70800 1000 2000 "clearline"]
+       Line[67900 70800 66800 71900 1000 2000 "clearline"]
+       Line[66800 71900 66800 74200 1000 2000 "clearline"]
+       Line[66800 74200 69100 76500 1000 2000 "clearline"]
+       Line[69100 76500 76600 76500 1000 2000 "clearline"]
+       Line[54700 85700 60100 91100 1000 2000 "clearline"]
+       Line[60100 91100 70100 91100 1000 2000 "clearline"]
+       Line[46580 72144 46580 74680 1000 2000 "clearline"]
+       Line[46580 74680 48100 76200 1000 2000 "clearline"]
+       Line[48100 76200 48100 79900 1000 2000 "clearline"]
+       Line[48100 79900 52700 84500 1000 2000 "clearline"]
+       Line[52700 84500 52700 86700 1000 2000 "clearline"]
+       Line[52700 86700 59100 93100 1000 2000 "clearline"]
+       Line[59100 93100 72400 93100 1000 2000 "clearline"]
+       Line[72400 93100 74000 91500 1000 2000 "clearline"]
+       Line[77500 87700 73400 87700 1000 2000 "clearline"]
+       Line[73400 87700 70000 91100 1000 2000 "clearline"]
        Polygon("")
        (
                [62300 16000] [87100 16000] [87100 1000] [62300 1000] 
@@ -1735,22 +1880,177 @@ Layer(3 "power")
 Layer(4 "bottom")
 (
        Line[49649 30151 50300 29500 1000 2000 "clearline"]
-       Line[42852 21648 42200 22300 1000 2000 "clearline"]
        Line[2600 2900 2700 2900 1000 2000 "clearline"]
-       Line[21113 68511 21113 84613 1000 2000 "clearline"]
-       Line[21113 84613 23500 87000 1000 2000 "clearline"]
-       Line[23500 87000 23500 103500 1000 2000 "clearline"]
-       Line[22700 66924 21113 68511 1000 2000 "clearline"]
-       Line[28100 108100 62000 108100 1000 2000 "clearline"]
-       Line[62000 108100 72500 97600 1000 2000 "clearline"]
-       Line[23500 103500 28100 108100 1000 2000 "clearline"]
-       Line[89002 33500 89013 33511 1000 2000 "clearline"]
-       Line[68332 51473 72627 51473 1000 2000 "clearline"]
        Line[72627 51473 72900 51200 1000 2000 "clearline"]
-       Line[34868 53442 30810 53442 1000 2000 "clearline"]
-       Line[30810 53442 28950 55302 1000 2000 "clearline"]
-       Line[28950 55302 28950 58350 1000 2000 "clearline"]
        Line[28950 58350 29100 58500 1000 2000 "clearline"]
+       Line[43805 81336 43805 94795 1000 2000 "clearline"]
+       Line[43805 94795 41000 97600 1000 2000 "clearline"]
+       Line[49710 81336 49710 85890 1000 2000 "clearline"]
+       Line[49710 85890 49700 85900 1000 2000 "clearline"]
+       Line[41836 81336 41836 85264 1000 2000 "clearline"]
+       Line[41836 85264 40900 86200 1000 2000 "clearline"]
+       Line[69394 36062 69394 32306 1000 2000 "clearline"]
+       Line[69394 32306 70400 31300 1000 2000 "clearline"]
+       Line[79236 65589 74211 65589 1000 2000 "clearline"]
+       Line[74211 65589 73200 66600 1000 2000 "clearline"]
+       Line[69394 81336 69394 77506 1000 2000 "clearline"]
+       Line[69394 77506 70400 76500 1000 2000 "clearline"]
+       Line[70400 76500 72500 76500 1000 2000 "clearline"]
+       Line[72500 76500 77500 81500 1000 2000 "clearline"]
+       Line[67426 81336 67426 85074 1000 2000 "clearline"]
+       Line[67426 85074 66400 86100 1000 2000 "clearline"]
+       Line[66400 86100 59100 86100 1000 2000 "clearline"]
+       Line[79236 51810 91900 51800 1000 2000 "clearline"]
+       Line[79236 53779 89879 53779 1000 2000 "clearline"]
+       Line[89879 53779 90900 54800 1000 2000 "clearline"]
+       Line[79236 55747 87547 55747 1000 2000 "clearline"]
+       Line[87547 55747 96500 64700 1000 2000 "clearline"]
+       Line[96500 64700 105200 64700 1000 2000 "clearline"]
+       Line[105200 64700 106400 63500 1000 2000 "clearline"]
+       Line[106400 63500 106400 45898 1000 2000 "clearline"]
+       Line[106400 45898 99013 38511 1000 2000 "clearline"]
+       Line[33962 55747 23877 55747 1000 2000 "clearline"]
+       Line[23877 55747 21113 58511 1000 2000 "clearline"]
+       Line[33962 69526 26526 69526 1000 2000 "clearline"]
+       Line[26526 69526 26500 69500 1000 2000 "clearline"]
+       Line[33962 67557 29957 67557 1000 2000 "clearline"]
+       Line[29957 67557 25900 63500 1000 2000 "clearline"]
+       Line[25900 63500 23400 63500 1000 2000 "clearline"]
+       Line[33962 53779 11381 53779 1000 2000 "clearline"]
+       Line[11381 53779 11113 53511 1000 2000 "clearline"]
+       Line[33962 73463 30837 73463 1000 2000 "clearline"]
+       Line[30837 73463 27600 76700 1000 2000 "clearline"]
+       Line[27600 76700 12800 76600 1000 2000 "clearline"]
+       Line[33962 71494 29406 71494 1000 2000 "clearline"]
+       Line[29406 71494 27100 73800 1000 2000 "clearline"]
+       Line[27100 73800 14100 73800 1000 2000 "clearline"]
+       Line[14100 73800 5800 65500 1000 2000 "clearline"]
+       Line[5800 65500 5800 41200 1000 2000 "clearline"]
+       Line[5800 41200 8200 38800 1000 2000 "clearline"]
+       Line[8200 38800 20824 38800 1000 2000 "clearline"]
+       Line[20824 38800 21113 38511 1000 2000 "clearline"]
+       Line[21100 80000 21100 89700 1000 2000 "clearline"]
+       Line[21100 89700 35200 103800 1000 2000 "clearline"]
+       Line[35200 103800 66300 103800 1000 2000 "clearline"]
+       Line[66300 103800 72500 97600 1000 2000 "clearline"]
+       Line[33962 49842 30142 49842 1000 2000 "clearline"]
+       Line[30042 49842 23300 43100 1000 2000 "clearline"]
+       Line[23300 43100 18700 43100 1000 2000 "clearline"]
+       Line[18700 43100 13000 48800 1000 2000 "clearline"]
+       Line[13000 48800 8000 48800 1000 2000 "clearline"]
+       Line[33962 51810 28310 51810 1000 2000 "clearline"]
+       Line[28310 51810 27100 50600 1000 2000 "clearline"]
+       Line[63489 36062 63489 30511 1000 2000 "clearline"]
+       Line[63489 30511 66600 27400 1000 2000 "clearline"]
+       Line[66600 27400 69500 27400 1000 2000 "clearline"]
+       Line[69500 27400 69600 27300 1000 2000 "clearline"]
+       Line[79236 67557 76243 67557 1000 2000 "clearline"]
+       Line[76243 67557 73700 70100 1000 2000 "clearline"]
+       Line[73700 70100 73700 73200 1000 2000 "clearline"]
+       Line[72700 51400 72700 61500 1000 2000 "clearline"]
+       Line[72700 61500 69900 64300 1000 2000 "clearline"]
+       Line[69900 64300 69900 66500 1000 2000 "clearline"]
+       Line[69900 66500 73600 70200 1000 2000 "clearline"]
+       Line[70300 31400 75800 31400 1000 2000 "clearline"]
+       Line[41836 36062 41836 32164 1000 2000 "clearline"]
+       Line[41836 32164 49300 24700 1000 2000 "clearline"]
+       Line[49300 24700 76600 24700 1000 2000 "clearline"]
+       Line[76600 24700 79400 27500 1000 2000 "clearline"]
+       Line[79400 27500 79400 38500 1000 2000 "clearline"]
+       Line[79400 38500 83500 42600 1000 2000 "clearline"]
+       Line[83500 42600 83500 44400 1000 2000 "clearline"]
+       Line[83500 44400 87600 48500 1000 2000 "clearline"]
+       Line[87600 48500 99002 48500 1000 2000 "clearline"]
+       Line[99002 48500 99013 48511 1000 2000 "clearline"]
+       Line[89013 43511 89011 43511 1000 2000 "clearline"]
+       Line[89011 43511 82600 37100 1000 2000 "clearline"]
+       Line[82600 37100 82600 26100 1000 2000 "clearline"]
+       Line[82600 26100 78700 22200 1000 2000 "clearline"]
+       Line[78700 22200 35700 22200 1000 2000 "clearline"]
+       Line[35700 22200 28300 29600 1000 2000 "clearline"]
+       Line[33962 43936 31836 43936 1000 2000 "clearline"]
+       Line[31836 43936 31100 43200 1000 2000 "clearline"]
+       Line[31100 43200 31100 41300 1000 2000 "clearline"]
+       Line[31100 41300 31500 40900 1000 2000 "clearline"]
+       Line[28400 29500 28400 45500 1000 2000 "clearline"]
+       Line[71363 36062 75038 36062 1000 2000 "clearline"]
+       Line[75038 36062 75700 35400 1000 2000 "clearline"]
+       Line[79236 43936 79236 42636 1000 2000 "clearline"]
+       Line[79236 42636 77800 41200 1000 2000 "clearline"]
+       Line[77800 41200 71700 41200 1000 2000 "clearline"]
+       Line[71700 41200 69500 43400 1000 2000 "clearline"]
+       Line[69500 43400 69500 47800 1000 2000 "clearline"]
+       Line[69500 47800 72900 51200 1000 2000 "clearline"]
+       Line[34100 71494 38694 71494 1000 2000 "clearline"]
+       Line[38694 71494 43300 76100 1000 2000 "clearline"]
+       Line[43300 76100 58800 76100 1000 2000 "clearline"]
+       Line[58800 76100 62300 72600 1000 2000 "clearline"]
+       Line[33600 69526 42726 69526 1000 2000 "clearline"]
+       Line[42726 69526 43700 70500 1000 2000 "clearline"]
+       Line[43700 70500 59200 70500 1000 2000 "clearline"]
+       Line[59200 70500 60400 69300 1000 2000 "clearline"]
+       Line[60400 69300 65000 69300 1000 2000 "clearline"]
+       Line[34200 67557 40043 67557 1000 2000 "clearline"]
+       Line[40043 67557 42600 65000 1000 2000 "clearline"]
+       Line[42600 65000 59400 65000 1000 2000 "clearline"]
+       Line[59400 65000 61100 66700 1000 2000 "clearline"]
+       Line[61100 66700 66400 66700 1000 2000 "clearline"]
+       Line[66400 66700 68000 68300 1000 2000 "clearline"]
+       Line[68000 68300 68000 70800 1000 2000 "clearline"]
+       Line[68000 70800 65400 73400 1000 2000 "clearline"]
+       Line[65400 73400 65400 74900 1000 2000 "clearline"]
+       Line[65400 74900 64400 75900 1000 2000 "clearline"]
+       Line[79236 71494 82194 71494 1000 2000 "clearline"]
+       Line[82194 71494 84300 73600 1000 2000 "clearline"]
+       Line[84300 73600 84300 75000 1000 2000 "clearline"]
+       Line[84300 75000 82500 76800 1000 2000 "clearline"]
+       Line[82500 76800 80600 76800 1000 2000 "clearline"]
+       Line[76700 76500 76700 76600 1000 2000 "clearline"]
+       Line[76700 76600 80000 79900 1000 2000 "clearline"]
+       Line[80000 79900 83900 79900 1000 2000 "clearline"]
+       Line[83900 79900 87400 76400 1000 2000 "clearline"]
+       Line[87400 76400 87400 71900 1000 2000 "clearline"]
+       Line[87400 71900 85000 69500 1000 2000 "clearline"]
+       Line[85000 69500 79262 69500 1000 2000 "clearline"]
+       Line[79262 69500 79236 69526 1000 2000 "clearline"]
+       Line[91800 51800 91800 51800 1000 2000 "clearline"]
+       Line[91800 51800 101600 61600 1000 2000 "clearline"]
+       Line[101600 61600 103600 61600 1000 2000 "clearline"]
+       Line[103600 61600 103700 61700 1000 2000 "clearline"]
+       Line[93100 81500 93100 71400 1000 2000 "clearline"]
+       Line[93100 71400 97400 67100 1000 2000 "clearline"]
+       Line[97400 67100 105600 67100 1000 2000 "clearline"]
+       Line[105600 67100 108200 64500 1000 2000 "clearline"]
+       Line[108200 64500 108200 39100 1000 2000 "clearline"]
+       Line[108200 39100 102700 33600 1000 2000 "clearline"]
+       Line[102700 33600 97200 33600 1000 2000 "clearline"]
+       Line[97200 33600 93800 37000 1000 2000 "clearline"]
+       Line[93800 37000 93800 40500 1000 2000 "clearline"]
+       Line[93800 40500 96500 43200 1000 2000 "clearline"]
+       Line[96500 43200 100500 43200 1000 2000 "clearline"]
+       Line[100500 43200 104200 46900 1000 2000 "clearline"]
+       Line[104200 46900 104200 50700 1000 2000 "clearline"]
+       Line[104200 50700 101300 53600 1000 2000 "clearline"]
+       Line[101300 53600 97000 53600 1000 2000 "clearline"]
+       Line[97000 53600 93500 50100 1000 2000 "clearline"]
+       Line[93500 50100 86000 50100 1000 2000 "clearline"]
+       Line[86000 50100 81800 45900 1000 2000 "clearline"]
+       Line[81800 45900 79242 45900 1000 2000 "clearline"]
+       Line[79242 45900 79236 45905 1000 2000 "clearline"]
+       Line[77500 87700 86800 87700 1000 2000 "clearline"]
+       Line[86800 87700 93100 81400 1000 2000 "clearline"]
+       Line[74000 91500 74000 86300 1000 2000 "clearline"]
+       Line[74000 86300 75700 84600 1000 2000 "clearline"]
+       Line[75700 84600 84300 84600 1000 2000 "clearline"]
+       Line[84300 84600 90300 78600 1000 2000 "clearline"]
+       Line[90300 78600 90300 70900 1000 2000 "clearline"]
+       Line[90300 70900 96500 64700 1000 2000 "clearline"]
+       Line[33962 45905 38295 45905 1000 2000 "clearline"]
+       Line[38295 45905 38300 45900 1000 2000 "clearline"]
+       Line[38300 45900 38300 41000 1000 2000 "clearline"]
+       Line[38300 41000 36200 38900 1000 2000 "clearline"]
+       Line[33962 47873 30773 47873 1000 2000 "clearline"]
+       Line[30773 47873 28400 45500 1000 2000 "clearline"]
        Polygon("clearpoly")
        (
                [13700 16000] [87100 16000] [87100 1000] [13700 1000] 
@@ -1779,13 +2079,12 @@ Layer(6 "silk")
 )
 Layer(7 "silk")
 (
-       Text[-400 64700 1 100 "companion" ""]
+       Text[-800 53500 1 100 "companion" ""]
        Text[54200 103600 0 100 "usb" ""]
        Text[43300 100500 0 100 "B B  G  W  R" ""]
        Text[76100 40400 1 100 "debug" "clearline"]
-       Text[16100 16300 0 100 "MegaDongle" "clearline"]
-       Text[27300 22800 0 100 "v0.2" "clearline"]
        Text[68100 16400 0 100 "` 2012" "clearline"]
+       Text[1700 16000 0 100 "MegaDongle v0.2" "clearline"]
 )
 NetList()
 (
@@ -1809,9 +2108,6 @@ NetList()
                Connect("L600-1")
                Connect("R171-1")
                Connect("U1-5")
-               Connect("U2-24")
-               Connect("U2-36")
-               Connect("U2-48")
                Connect("U6-1")
                Connect("U6-5")
                Connect("U6-12")
@@ -1821,32 +2117,36 @@ NetList()
                Connect("U6-25")
                Connect("U6-27")
                Connect("U6-28")
+               Connect("U7-19")
+               Connect("U7-32")
+               Connect("U7-48")
+               Connect("U7-64")
        )
        Net("boot0" "(unknown)")
        (
                Connect("R402-1")
-               Connect("U2-44")
+               Connect("U7-60")
        )
        Net("c2" "(unknown)")
        (
                Connect("J9-2")
-               Connect("U2-26")
                Connect("U6-8")
+               Connect("U7-34")
        )
        Net("cs_companion0" "(unknown)")
        (
                Connect("J9-6")
-               Connect("U2-30")
+               Connect("U7-42")
        )
        Net("cs_companion1" "(unknown)")
        (
                Connect("J9-5")
-               Connect("U2-31")
+               Connect("U7-43")
        )
        Net("cs_radio" "(unknown)")
        (
-               Connect("U2-10")
                Connect("U6-11")
+               Connect("U7-14")
        )
        Net("GND" "(unknown)")
        (
@@ -1891,12 +2191,13 @@ NetList()
                Connect("R401-2")
                Connect("R402-2")
                Connect("U1-2")
-               Connect("U2-8")
-               Connect("U2-23")
-               Connect("U2-35")
-               Connect("U2-47")
                Connect("U6-32")
                Connect("U6-33")
+               Connect("U7-12")
+               Connect("U7-18")
+               Connect("U7-31")
+               Connect("U7-47")
+               Connect("U7-63")
                Connect("X1-2")
                Connect("X1-4")
                Connect("X2-2")
@@ -1905,46 +2206,46 @@ NetList()
        Net("led_green" "(unknown)")
        (
                Connect("R12-1")
-               Connect("U2-4")
+               Connect("U7-33")
        )
        Net("led_red" "(unknown)")
        (
                Connect("R13-1")
-               Connect("U2-3")
+               Connect("U7-15")
        )
        Net("mi2" "(unknown)")
        (
                Connect("J9-4")
-               Connect("U2-27")
                Connect("U6-9")
+               Connect("U7-35")
        )
        Net("mo2" "(unknown)")
        (
                Connect("J9-3")
-               Connect("U2-28")
                Connect("U6-7")
+               Connect("U7-36")
        )
        Net("radio_int" "(unknown)")
        (
-               Connect("U2-2")
                Connect("U6-4")
+               Connect("U7-2")
        )
        Net("reset_n" "(unknown)")
        (
                Connect("C610-2")
                Connect("J1-2")
-               Connect("U2-7")
                Connect("U6-2")
+               Connect("U7-7")
        )
        Net("swclk" "(unknown)")
        (
                Connect("J1-4")
-               Connect("U2-37")
+               Connect("U7-49")
        )
        Net("swdio" "(unknown)")
        (
                Connect("J1-3")
-               Connect("U2-34")
+               Connect("U7-46")
        )
        Net("unnamed_net1" "(unknown)")
        (
@@ -2070,19 +2371,19 @@ NetList()
        Net("unnamed_net22" "(unknown)")
        (
                Connect("C33-1")
-               Connect("U2-6")
+               Connect("U7-6")
                Connect("X1-3")
        )
        Net("unnamed_net23" "(unknown)")
        (
                Connect("C32-1")
-               Connect("U2-5")
+               Connect("U7-5")
                Connect("X1-1")
        )
        Net("unnamed_net24" "(unknown)")
        (
                Connect("R401-1")
-               Connect("U2-20")
+               Connect("U7-28")
        )
        Net("unnamed_net25" "(unknown)")
        (
@@ -2097,12 +2398,12 @@ NetList()
        Net("usbdm" "(unknown)")
        (
                Connect("R102-2")
-               Connect("U2-32")
+               Connect("U7-44")
        )
        Net("usbdp" "(unknown)")
        (
                Connect("R103-2")
-               Connect("U2-33")
+               Connect("U7-45")
        )
        Net("v_usb" "(unknown)")
        (
@@ -2117,7 +2418,7 @@ NetList()
                Connect("C601-1")
                Connect("C602-1")
                Connect("L600-2")
-               Connect("U2-1")
-               Connect("U2-9")
+               Connect("U7-1")
+               Connect("U7-13")
        )
 )

diff --git a/megadongle.sch b/megadongle.sch
index 5a3b74b363fe69c1f8d4192a35d16b961803270c..ec6156e643701f5a7b2179378353762c4b58595a 100644 (file)
--- a/megadongle.sch
+++ b/megadongle.sch
@@ -383,84 +383,84 @@ T 13300 -8600 8 10 0 1 0 0 1
 vendor_part_number=MMA7260QT-ND
 T 13300 -8600 8 10 0 1 0 0 1
 vendor_part_number=MCP9700-E/TO-ND
-C 57700 54200 1 90 1 resistor.sym
+C 44200 53800 1 90 1 resistor.sym
 {
-T 57300 53900 5 10 0 0 270 2 1
+T 43800 53500 5 10 0 0 270 2 1
 device=RESISTOR
-T 58100 53800 5 10 1 1 0 6 1
+T 44600 53400 5 10 1 1 0 6 1
 refdes=R13
-T 58100 53500 5 10 1 1 0 6 1
+T 44600 53100 5 10 1 1 0 6 1
 value=270
-T 57700 54200 5 10 0 0 0 6 1
+T 44200 53800 5 10 0 0 0 6 1
 footprint=0402
-T 57700 54200 5 10 0 0 0 6 1
+T 44200 53800 5 10 0 0 0 6 1
 vendor_part_number=541-270LCT-ND
-T 57700 54200 5 10 0 0 0 6 1
+T 44200 53800 5 10 0 0 0 6 1
 vendor=digikey
-T 57700 54200 5 10 0 1 0 6 1
+T 44200 53800 5 10 0 1 0 6 1
 loadstatus=smt
 }
-C 57700 52600 1 0 1 gnd.sym
-N 55400 54600 57600 54600 4
+C 44200 52200 1 0 1 gnd.sym
+N 45900 54200 44100 54200 4
 {
-T 56600 54700 5 10 1 1 0 6 1
+T 45200 54300 5 10 1 1 0 6 1
 netname=led_red
 }
-C 57700 53300 1 90 1 led.sym
+C 44200 52900 1 90 1 led.sym
 {
-T 58000 53150 5 10 1 1 0 6 1
+T 44500 52750 5 10 1 1 0 6 1
 refdes=D2
-T 57100 53400 5 10 0 0 270 2 1
+T 43600 53000 5 10 0 0 270 2 1
 device=LED
-T 57700 53350 5 10 0 1 270 2 1
+T 44200 52950 5 10 0 1 270 2 1
 footprint=0603diode
-T 57700 53300 5 10 0 0 0 6 1
+T 44200 52900 5 10 0 0 0 6 1
 vendor_part_number=160-1433-1-ND
-T 58000 52900 5 10 1 1 0 6 1
+T 44500 52500 5 10 1 1 0 6 1
 value=red
-T 57700 53300 5 10 0 0 0 6 1
+T 44200 52900 5 10 0 0 0 6 1
 vendor=digikey
-T 57700 53300 5 10 0 1 0 6 1
+T 44200 52900 5 10 0 1 0 6 1
 loadstatus=smt
 }
-C 56700 54200 1 90 1 resistor.sym
+C 43500 43400 1 90 1 resistor.sym
 {
-T 56300 53900 5 10 0 0 270 2 1
+T 43100 43100 5 10 0 0 270 2 1
 device=RESISTOR
-T 57100 53900 5 10 1 1 0 6 1
+T 43900 43100 5 10 1 1 0 6 1
 refdes=R12
-T 57100 53600 5 10 1 1 0 6 1
+T 43900 42800 5 10 1 1 0 6 1
 value=270
-T 56700 54200 5 10 0 0 0 6 1
+T 43500 43400 5 10 0 0 0 6 1
 footprint=0402
-T 56700 54200 5 10 0 0 0 6 1
+T 43500 43400 5 10 0 0 0 6 1
 vendor_part_number=541-270LCT-ND
-T 56700 54200 5 10 0 0 0 6 1
+T 43500 43400 5 10 0 0 0 6 1
 vendor=digikey
-T 56700 54200 5 10 0 1 0 6 1
+T 43500 43400 5 10 0 1 0 6 1
 loadstatus=smt
 }
-C 56700 52600 1 0 1 gnd.sym
-C 56700 53300 1 90 1 led.sym
+C 43500 41800 1 0 1 gnd.sym
+C 43500 42500 1 90 1 led.sym
 {
-T 57100 53150 5 10 1 1 0 6 1
+T 43900 42350 5 10 1 1 0 6 1
 refdes=D1
-T 56100 53400 5 10 0 0 270 2 1
+T 42900 42600 5 10 0 0 270 2 1
 device=LED
-T 56700 53350 5 10 0 1 270 2 1
+T 43500 42550 5 10 0 1 270 2 1
 footprint=0603diode
-T 56700 53300 5 10 0 0 0 6 1
+T 43500 42500 5 10 0 0 0 6 1
 vendor_part_number=160-1435-1-ND
-T 57200 52900 5 10 1 1 0 6 1
+T 44000 42100 5 10 1 1 0 6 1
 value=green
-T 56700 53300 5 10 0 0 0 6 1
+T 43500 42500 5 10 0 0 0 6 1
 vendor=digikey
-T 56700 53300 5 10 0 1 0 6 1
+T 43500 42500 5 10 0 1 0 6 1
 loadstatus=smt
 }
-N 55400 54200 56600 54200 4
+N 45900 43400 43400 43400 4
 {
-T 56600 54300 5 10 1 1 0 6 1
+T 45400 43500 5 10 1 1 0 6 1
 netname=led_green
 }
 C 72200 52600 1 0 0 conn-2.sym
@@ -1310,26 +1310,9 @@ T -36000 -59700 8 10 0 1 0 0 1
 vendor_part_number=MMA7260QT-ND
 T -36000 -59700 8 10 0 1 0 0 1
 vendor_part_number=MCP9700-E/TO-ND
-C 45900 40600 1 0 0 STM32L151-48.sym
-{
-T 39500 39000 5 10 0 0 0 0 1
-device=IC
-T 46300 60700 5 10 1 1 0 0 1
-refdes=U2
-T 45900 40600 5 10 0 0 0 0 1
-vendor=digikey
-T 45900 40600 5 10 0 1 0 0 1
-value=STM32L151
-T 45900 40600 5 10 0 0 0 0 1
-vendor_part_number=497-11190-ND
-T 45900 40600 5 10 0 1 0 0 1
-loadstatus=smt
-T 45900 40600 5 10 0 1 0 0 1
-footprint=lqfp48
-}
 C 49300 61500 1 0 0 3.3V-plus.sym
 N 49500 61000 49500 61500 4
-N 49500 61000 50300 61000 4
+N 49500 61000 50700 61000 4
 C 50600 40100 1 0 0 gnd.sym
 N 49700 40600 49700 40500 4
 N 49700 40500 51700 40500 4
@@ -1638,7 +1621,7 @@ vendor_part_number=RHM22.0LCT-ND
 }
 N 42000 50200 43100 50200 4
 N 43100 49800 42000 49800 4
-N 57600 54200 57600 54600 4
+N 44100 53800 44100 54200 4
 N 69000 53800 69400 53800 4
 C 69700 46200 1 0 0 conn-4.sym
 {
@@ -1694,3 +1677,13 @@ N 45900 50600 44600 50600 4
 T 44600 50700 5 10 1 1 0 0 1
 netname=cs_companion1
 }
+C 45900 40600 1 0 0 STM32L151-64.sym
+{
+T 39500 39000 5 10 0 0 0 0 1
+device=ATmega328P
+T 46300 60700 5 10 1 1 0 0 1
+refdes=U7
+T 45900 40600 5 10 1 1 0 0 1
+footprint=lqfp64
+}
+N 50900 40600 50900 40500 4

diff --git a/symbols/STM32L151-64.sym b/symbols/STM32L151-64.sym
new file mode 100644 (file)
index 0000000..7f687f7
--- /dev/null
+++ b/symbols/STM32L151-64.sym
@@ -0,0 +1,718 @@
+v 20110115 2
+P 9500 18400 9100 18400 1 0 0
+{
+T 9195 18445 5 10 1 1 0 0 1
+pinnumber=11
+T 9045 18395 3 10 1 1 0 6 1
+pinlabel=PC3/ADC_IN13
+T 9900 18500 5 10 0 1 0 6 1
+pinseq=3
+T 9500 18400 5 10 0 1 0 6 1
+pintype=io
+}
+P 5800 0 5800 400 1 0 0
+{
+T 5750 305 5 10 1 1 90 6 1
+pinnumber=12
+T 5800 455 3 10 1 1 90 0 1
+pinlabel=VSSA
+T 5700 -400 5 10 0 1 90 0 1
+pinseq=21
+T 5800 0 5 10 0 1 90 0 1
+pintype=pwr
+}
+B 400 400 8700 19600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T -6400 -2200 8 10 0 0 0 0 1
+description=Atmel ATmega328P Microcontroller
+T -6400 -1300 8 10 0 0 0 0 1
+numslots=1
+T -6400 -1600 8 10 0 0 0 0 1
+device=ATmega328P
+T 2750 17450 9 30 1 0 0 0 1
+STM32L151RBT
+T -6400 -1000 8 10 0 0 0 0 1
+slot=1
+T 400 20100 8 10 1 1 0 0 1
+refdes=U?
+P 0 15200 400 15200 1 0 0
+{
+T 305 15245 5 10 1 1 0 6 1
+pinnumber=7
+T 455 15195 3 10 1 1 0 0 1
+pinlabel=NRST
+T 0 15200 5 10 0 1 0 6 1
+pinseq=25
+T 0 15200 5 10 0 1 0 6 1
+pintype=io
+}
+P 9500 19600 9100 19600 1 0 0
+{
+T 9195 19645 5 10 1 1 0 0 1
+pinnumber=8
+T 9045 19595 3 10 1 1 0 6 1
+pinlabel=PC0/ADC_IN10
+T 9500 19600 5 10 0 1 0 0 1
+pinseq=25
+T 9500 19600 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 18800 9100 18800 1 0 0
+{
+T 9195 18845 5 10 1 1 0 0 1
+pinnumber=10
+T 9045 18795 3 10 1 1 0 6 1
+pinlabel=PC2/ADC_IN12
+T 9500 18800 5 10 0 1 0 0 1
+pinseq=25
+T 9500 18800 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 19200 9100 19200 1 0 0
+{
+T 9195 19245 5 10 1 1 0 0 1
+pinnumber=9
+T 9045 19195 3 10 1 1 0 6 1
+pinlabel=PC1/ADC_IN11
+T 9500 19200 5 10 0 1 0 0 1
+pinseq=25
+T 9500 19200 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 17600 400 17600 1 0 0
+{
+T 305 17645 5 10 1 1 0 6 1
+pinnumber=6
+T 455 17595 3 10 1 1 0 0 1
+pinlabel=PH1/OSC_OUT
+T 0 17600 5 10 0 1 0 6 1
+pinseq=25
+T 0 17600 5 10 0 1 0 6 1
+pintype=out
+}
+P 0 18000 400 18000 1 0 0
+{
+T 100 18100 5 10 1 1 0 0 1
+pinnumber=5
+T 500 18000 3 10 1 1 0 0 1
+pinlabel=PH0/OSC_IN
+T -400 18100 5 10 0 1 0 0 1
+pinseq=20
+T 0 18000 5 10 0 1 0 0 1
+pintype=in
+}
+P 9500 14400 9100 14400 1 0 0
+{
+T 9195 14445 5 10 1 1 0 0 1
+pinnumber=2
+T 9045 14395 3 10 1 1 0 6 1
+pinlabel=PC13/RTC_AF1/WKUP2
+T 9900 14500 5 10 0 1 0 6 1
+pinseq=18
+T 9500 14400 5 10 0 1 0 6 1
+pintype=io
+}
+P 5600 20400 5600 20000 1 0 0
+{
+T 5550 20095 5 10 1 1 90 0 1
+pinnumber=1
+T 5600 19945 3 10 1 1 90 6 1
+pinlabel=VLCD
+T 5500 20800 5 10 0 1 270 2 1
+pinseq=4
+T 5600 20400 5 10 0 1 270 2 1
+pintype=pwr
+}
+P 9500 14000 9100 14000 1 0 0
+{
+T 9195 14045 5 10 1 1 0 0 1
+pinnumber=3
+T 9045 13995 3 10 1 1 0 6 1
+pinlabel=PC14/OSC32_IN
+T 9900 14100 5 10 0 1 0 6 1
+pinseq=18
+T 9500 14000 5 10 0 1 0 6 1
+pintype=io
+}
+P 6000 20400 6000 20000 1 0 0
+{
+T 5950 20095 5 10 1 1 90 0 1
+pinnumber=13
+T 6000 19945 3 10 1 1 90 6 1
+pinlabel=VDDA
+T 5900 20800 5 10 0 1 270 2 1
+pinseq=3
+T 6000 20400 5 10 0 1 270 2 1
+pintype=pwr
+}
+P 0 14000 400 14000 1 0 0
+{
+T 100 14100 5 10 1 1 0 0 1
+pinnumber=14
+T 500 14000 3 10 1 1 0 0 1
+pinlabel=PA0/WKUP1/USART2_CTS/ADC_IN0/TIM2_CH1_ETR
+T -400 14100 5 10 0 1 0 0 1
+pinseq=21
+T 0 14000 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 13600 400 13600 1 0 0
+{
+T 305 13645 5 10 1 1 0 6 1
+pinnumber=15
+T 455 13595 3 10 1 1 0 0 1
+pinlabel=PA1/USART2_RTS/ADC_IN1/TIM2_CH2
+T 0 13600 5 10 0 1 0 6 1
+pinseq=25
+T 0 13600 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 13200 400 13200 1 0 0
+{
+T 100 13300 5 10 1 1 0 0 1
+pinnumber=16
+T 500 13200 3 10 1 1 0 0 1
+pinlabel=PA2/USART2_TX/ADC_IN2/TIM2_CH3/TIM9_CH1
+T -400 13300 5 10 0 1 0 0 1
+pinseq=21
+T 0 13200 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 13600 9100 13600 1 0 0
+{
+T 9195 13645 5 10 1 1 0 0 1
+pinnumber=4
+T 9045 13595 3 10 1 1 0 6 1
+pinlabel=PC15/OSC32_OUT
+T 9900 13700 5 10 0 1 0 6 1
+pinseq=18
+T 9500 13600 5 10 0 1 0 6 1
+pintype=io
+}
+P 4800 20400 4800 20000 1 0 0
+{
+T 4750 20095 5 10 1 1 90 0 1
+pinnumber=19
+T 4800 19945 3 10 1 1 90 6 1
+pinlabel=VDD4
+T 4700 20800 5 10 0 1 270 2 1
+pinseq=18
+T 4800 20400 5 10 0 1 270 2 1
+pintype=pwr
+}
+P 5000 0 5000 400 1 0 0
+{
+T 4950 305 5 10 1 1 90 6 1
+pinnumber=18
+T 5000 455 3 10 1 1 90 0 1
+pinlabel=VSS4
+T 4900 -400 5 10 0 1 90 0 1
+pinseq=4
+T 5000 0 5 10 0 1 90 0 1
+pintype=pwr
+}
+P 0 12800 400 12800 1 0 0
+{
+T 100 12900 5 10 1 1 0 0 1
+pinnumber=17
+T 500 12800 3 10 1 1 0 0 1
+pinlabel=PA3/USART2_RX/ADC_IN3/TIM2_CH4/TIM9_CH2
+T -400 12900 5 10 0 1 0 0 1
+pinseq=20
+T 0 12800 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 7600 400 7600 1 0 0
+{
+T 305 7645 5 10 1 1 0 6 1
+pinnumber=26
+T 455 7595 3 10 1 1 0 0 1
+pinlabel=PB0/ADC_IN8/TIM3_CH3/VREF_OUT
+T -400 7700 5 10 0 1 0 0 1
+pinseq=20
+T 0 7600 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 7200 400 7200 1 0 0
+{
+T 305 7245 5 10 1 1 0 6 1
+pinnumber=27
+T 455 7195 3 10 1 1 0 0 1
+pinlabel=PB1/ADC_IN9/TIM3_CH4/VREF_OUT
+T -400 7300 5 10 0 1 0 0 1
+pinseq=20
+T 0 7200 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 6800 400 6800 1 0 0
+{
+T 305 6845 5 10 1 1 0 6 1
+pinnumber=28
+T 455 6795 3 10 1 1 0 0 1
+pinlabel=PB2/BOOT1
+T -400 6900 5 10 0 1 0 0 1
+pinseq=20
+T 0 6800 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 12400 400 12400 1 0 0
+{
+T 100 12500 5 10 1 1 0 0 1
+pinnumber=20
+T 500 12400 3 10 1 1 0 0 1
+pinlabel=PA4/SPI1_NSS/USART2_CK/ADC_IN4/DAC_OUT1
+T -400 12500 5 10 0 1 0 0 1
+pinseq=18
+T 0 12400 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 11200 400 11200 1 0 0
+{
+T 100 11300 5 10 1 1 0 0 1
+pinnumber=23
+T 500 11200 3 10 1 1 0 0 1
+pinlabel=PA7/SPI1_MOSI/ADC_IN7/TIM3_CH2/TIM11_CH1
+T -400 11300 5 10 0 1 0 0 1
+pinseq=18
+T 0 11200 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 11600 400 11600 1 0 0
+{
+T 100 11700 5 10 1 1 0 0 1
+pinnumber=22
+T 500 11600 3 10 1 1 0 0 1
+pinlabel=PA6/SPI1_MISO_ADC_IN6/TIM3_CH1/TIM10_CH1
+T -400 11700 5 10 0 1 0 0 1
+pinseq=4
+T 0 11600 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 12000 400 12000 1 0 0
+{
+T 100 12100 5 10 1 1 0 0 1
+pinnumber=21
+T 500 12000 3 10 1 1 0 0 1
+pinlabel=PA5/SPI1_SCK/ADC_IN5/DAC_OUT2/TIM2_CH1_ETR
+T -400 12100 5 10 0 1 0 0 1
+pinseq=20
+T 0 12000 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 18000 9100 18000 1 0 0
+{
+T 9195 18045 5 10 1 1 0 0 1
+pinnumber=24
+T 9045 17995 3 10 1 1 0 6 1
+pinlabel=PC4/ADC_IN14
+T 9900 18100 5 10 0 1 0 6 1
+pinseq=18
+T 9500 18000 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 3600 400 3600 1 0 0
+{
+T 305 3645 5 10 1 1 0 6 1
+pinnumber=29
+T 455 3595 3 10 1 1 0 0 1
+pinlabel=PB10/I2C2_SCL/USART3_TX/TIM2_CH3
+T -400 3700 5 10 0 1 0 0 1
+pinseq=3
+T 0 3600 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 3200 400 3200 1 0 0
+{
+T 305 3245 5 10 1 1 0 6 1
+pinnumber=30
+T 455 3195 3 10 1 1 0 0 1
+pinlabel=PB11/I2C2_SDA/USART3_RX/TIM2_CH4
+T -400 3300 5 10 0 1 0 0 1
+pinseq=21
+T 0 3200 5 10 0 1 0 0 1
+pintype=io
+}
+P 3800 0 3800 400 1 0 0
+{
+T 3750 305 5 10 1 1 90 6 1
+pinnumber=31
+T 3800 455 3 10 1 1 90 0 1
+pinlabel=VSS1
+T 3800 0 5 10 0 1 90 6 1
+pinseq=25
+T 3800 0 5 10 0 1 90 6 1
+pintype=pwr
+}
+P 3600 20400 3600 20000 1 0 0
+{
+T 3550 20095 5 10 1 1 90 0 1
+pinnumber=32
+T 3600 19945 3 10 1 1 90 6 1
+pinlabel=VDD1
+T 3500 20800 5 10 0 1 270 2 1
+pinseq=21
+T 3600 20400 5 10 0 1 270 2 1
+pintype=pwr
+}
+P 9500 17600 9100 17600 1 0 0
+{
+T 9195 17645 5 10 1 1 0 0 1
+pinnumber=25
+T 9045 17595 3 10 1 1 0 6 1
+pinlabel=PC5/ADC_IN15
+T 9900 17700 5 10 0 1 0 6 1
+pinseq=18
+T 9500 17600 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 2000 400 2000 1 0 0
+{
+T 305 2045 5 10 1 1 0 6 1
+pinnumber=35
+T 455 1995 3 10 1 1 0 0 1
+pinlabel=PB14/SPI2_MISO/USART3_RTS/ADC_IN20/TIM9_CH2
+T -400 2100 5 10 0 1 0 0 1
+pinseq=18
+T 0 2000 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 2400 400 2400 1 0 0
+{
+T 305 2445 5 10 1 1 0 6 1
+pinnumber=34
+T 455 2395 3 10 1 1 0 0 1
+pinlabel=PB13/SPI2_SCK/USART3_CTS/ADC_IN19/TIM9_CH1
+T -400 2500 5 10 0 1 0 0 1
+pinseq=4
+T 0 2400 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 2800 400 2800 1 0 0
+{
+T 305 2845 5 10 1 1 0 6 1
+pinnumber=33
+T 455 2795 3 10 1 1 0 0 1
+pinlabel=PB12/SPI2_NSS/I2C2_SMBA/USART3_CKI/ADC_IN18/TIM10_CH1
+T -400 2900 5 10 0 1 0 0 1
+pinseq=20
+T 0 2800 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 10400 400 10400 1 0 0
+{
+T 100 10500 5 10 1 1 0 0 1
+pinnumber=42
+T 500 10400 3 10 1 1 0 0 1
+pinlabel=PA9/USART1_TX
+T -400 10500 5 10 0 1 0 0 1
+pinseq=3
+T 0 10400 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 10000 400 10000 1 0 0
+{
+T 100 10100 5 10 1 1 0 0 1
+pinnumber=43
+T 500 10000 3 10 1 1 0 0 1
+pinlabel=PA10/USART1_RX
+T -400 10100 5 10 0 1 0 0 1
+pinseq=21
+T 0 10000 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 9600 400 9600 1 0 0
+{
+T 305 9645 5 10 1 1 0 6 1
+pinnumber=44
+T 455 9595 3 10 1 1 0 0 1
+pinlabel=PA11/USART1_CTS/USBDM/SPI1_MISO
+T 0 9600 5 10 0 1 0 6 1
+pinseq=25
+T 0 9600 5 10 0 1 0 6 1
+pintype=io
+}
+P 9500 16800 9100 16800 1 0 0
+{
+T 9195 16845 5 10 1 1 0 0 1
+pinnumber=38
+T 9045 16795 3 10 1 1 0 6 1
+pinlabel=PC7/TIM3_CH2
+T 9500 16800 5 10 0 1 0 0 1
+pinseq=25
+T 9500 16800 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 16400 9100 16400 1 0 0
+{
+T 9195 16445 5 10 1 1 0 0 1
+pinnumber=39
+T 9045 16395 3 10 1 1 0 6 1
+pinlabel=PC8/TIM3_CH3
+T 9500 16400 5 10 0 1 0 0 1
+pinseq=25
+T 9500 16400 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 10800 400 10800 1 0 0
+{
+T 305 10845 5 10 1 1 0 6 1
+pinnumber=41
+T 455 10795 3 10 1 1 0 0 1
+pinlabel=PA8/USART1_CK/MCO
+T 0 10800 5 10 0 1 0 6 1
+pinseq=25
+T 0 10800 5 10 0 1 0 6 1
+pintype=io
+}
+P 9500 16000 9100 16000 1 0 0
+{
+T 9195 16045 5 10 1 1 0 0 1
+pinnumber=40
+T 9045 15995 3 10 1 1 0 6 1
+pinlabel=PC9/TIM3_CH4
+T 9500 16000 5 10 0 1 0 0 1
+pinseq=25
+T 9500 16000 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 17200 9100 17200 1 0 0
+{
+T 9195 17245 5 10 1 1 0 0 1
+pinnumber=37
+T 9045 17195 3 10 1 1 0 6 1
+pinlabel=PC6/TIM3_CH1
+T 9500 17200 5 10 0 1 0 0 1
+pinseq=25
+T 9500 17200 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 9200 400 9200 1 0 0
+{
+T 100 9300 5 10 1 1 0 0 1
+pinnumber=45
+T 500 9200 3 10 1 1 0 0 1
+pinlabel=PA12/USART1_RTS/USBDP/SPI1_MOSI
+T -400 9300 5 10 0 1 0 0 1
+pinseq=21
+T 0 9200 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 1600 400 1600 1 0 0
+{
+T 305 1645 5 10 1 1 0 6 1
+pinnumber=36
+T 455 1595 3 10 1 1 0 0 1
+pinlabel=PB15/SPI2_MOSI/ADC_IN21/TIM11_CH1/RTC_50_60HZ
+T -400 1700 5 10 0 1 0 0 1
+pinseq=18
+T 0 1600 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 8800 400 8800 1 0 0
+{
+T 100 8900 5 10 1 1 0 0 1
+pinnumber=46
+T 500 8800 3 10 1 1 0 0 1
+pinlabel=PA13/JTMS/SWDIO
+T -400 8900 5 10 0 1 0 0 1
+pinseq=3
+T 0 8800 5 10 0 1 0 0 1
+pintype=io
+}
+P 4200 0 4200 400 1 0 0
+{
+T 4150 305 5 10 1 1 90 6 1
+pinnumber=47
+T 4200 455 3 10 1 1 90 0 1
+pinlabel=VSS2
+T 4200 0 5 10 0 1 90 6 1
+pinseq=25
+T 4200 0 5 10 0 1 90 6 1
+pintype=pwr
+}
+P 4000 20400 4000 20000 1 0 0
+{
+T 3950 20095 5 10 1 1 90 0 1
+pinnumber=48
+T 4000 19945 3 10 1 1 90 6 1
+pinlabel=VDD2
+T 3900 20800 5 10 0 1 270 2 1
+pinseq=21
+T 4000 20400 5 10 0 1 270 2 1
+pintype=pwr
+}
+P 9500 15600 9100 15600 1 0 0
+{
+T 9195 15645 5 10 1 1 0 0 1
+pinnumber=51
+T 9045 15595 3 10 1 1 0 6 1
+pinlabel=PC10/USART3_TX
+T 9900 15700 5 10 0 1 0 6 1
+pinseq=18
+T 9500 15600 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 8000 400 8000 1 0 0
+{
+T 100 8100 5 10 1 1 0 0 1
+pinnumber=50
+T 500 8000 3 10 1 1 0 0 1
+pinlabel=PA15/JTDI/TIM2_CH1_ETR/SPI1_NSS
+T -400 8100 5 10 0 1 0 0 1
+pinseq=4
+T 0 8000 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 8400 400 8400 1 0 0
+{
+T 100 8500 5 10 1 1 0 0 1
+pinnumber=49
+T 500 8400 3 10 1 1 0 0 1
+pinlabel=PA14/JTCK/SWCLK
+T -400 8500 5 10 0 1 0 0 1
+pinseq=20
+T 0 8400 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 4800 400 4800 1 0 0
+{
+T 305 4845 5 10 1 1 0 6 1
+pinnumber=59
+T 455 4795 3 10 1 1 0 0 1
+pinlabel=PB7/I2C1_SDA/TIM4_CH2/USART1_RX/PVD_IN
+T -400 4900 5 10 0 1 0 0 1
+pinseq=3
+T 0 4800 5 10 0 1 0 0 1
+pintype=io
+}
+P 0 16000 400 16000 1 0 0
+{
+T 100 16100 5 10 1 1 0 0 1
+pinnumber=60
+T 500 16000 3 10 1 1 0 0 1
+pinlabel=BOOT0
+T -400 16100 5 10 0 1 0 0 1
+pinseq=21
+T 0 16000 5 10 0 1 0 0 1
+pintype=in
+}
+P 0 4400 400 4400 1 0 0
+{
+T 305 4445 5 10 1 1 0 6 1
+pinnumber=61
+T 455 4395 3 10 1 1 0 0 1
+pinlabel=PB8/TIM4_CH3/I2C1_SCL/TIM10_CH1
+T 0 4400 5 10 0 1 0 6 1
+pinseq=25
+T 0 4400 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 6400 400 6400 1 0 0
+{
+T 305 6445 5 10 1 1 0 6 1
+pinnumber=55
+T 455 6395 3 10 1 1 0 0 1
+pinlabel=PB3/JTDO/TIM2_CH2/TRACESWO/SPI1_SCK
+T 0 6400 5 10 0 1 0 6 1
+pinseq=25
+T 0 6400 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 6000 400 6000 1 0 0
+{
+T 305 6045 5 10 1 1 0 6 1
+pinnumber=56
+T 455 5995 3 10 1 1 0 0 1
+pinlabel=PB4/JNTRSTSPI1_MISO/TIM3_CH1
+T 0 6000 5 10 0 1 0 6 1
+pinseq=25
+T 0 6000 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 5200 400 5200 1 0 0
+{
+T 305 5245 5 10 1 1 0 6 1
+pinnumber=58
+T 455 5195 3 10 1 1 0 0 1
+pinlabel=PB6/I2C1_SCL/TIM4_CH1/USART1_TX
+T 0 5200 5 10 0 1 0 6 1
+pinseq=25
+T 0 5200 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 5600 400 5600 1 0 0
+{
+T 305 5645 5 10 1 1 0 6 1
+pinnumber=57
+T 455 5595 3 10 1 1 0 0 1
+pinlabel=PB5/I2C1_SMBA/TIM3_CH2/SPI1_MOSI
+T 0 5600 5 10 0 1 0 6 1
+pinseq=25
+T 0 5600 5 10 0 1 0 6 1
+pintype=io
+}
+P 0 4000 400 4000 1 0 0
+{
+T 305 4045 5 10 1 1 0 6 1
+pinnumber=62
+T 455 3995 3 10 1 1 0 0 1
+pinlabel=PB9/TIM4_CH4/I2C1_SDA/TIM11_CH1
+T -400 4100 5 10 0 1 0 0 1
+pinseq=21
+T 0 4000 5 10 0 1 0 0 1
+pintype=io
+}
+P 9500 15200 9100 15200 1 0 0
+{
+T 9195 15245 5 10 1 1 0 0 1
+pinnumber=52
+T 9045 15195 3 10 1 1 0 6 1
+pinlabel=PC11/USART3_RX
+T 9900 15300 5 10 0 1 0 6 1
+pinseq=18
+T 9500 15200 5 10 0 1 0 6 1
+pintype=io
+}
+P 9500 14800 9100 14800 1 0 0
+{
+T 9195 14845 5 10 1 1 0 0 1
+pinnumber=53
+T 9045 14795 3 10 1 1 0 6 1
+pinlabel=PC12/USART3_CK
+T 9900 14900 5 10 0 1 0 6 1
+pinseq=20
+T 9500 14800 5 10 0 1 0 6 1
+pintype=io
+}
+P 9500 12400 9100 12400 1 0 0
+{
+T 9195 12445 5 10 1 1 0 0 1
+pinnumber=54
+T 9045 12395 3 10 1 1 0 6 1
+pinlabel=PD2/TIM3_ETR
+T 9900 12500 5 10 0 1 0 6 1
+pinseq=18
+T 9500 12400 5 10 0 1 0 6 1
+pintype=io
+}
+P 4600 0 4600 400 1 0 0
+{
+T 4550 305 5 10 1 1 90 6 1
+pinnumber=63
+T 4600 455 3 10 1 1 90 0 1
+pinlabel=VSS3
+T 4600 0 5 10 0 1 90 6 1
+pinseq=25
+T 4600 0 5 10 0 1 90 6 1
+pintype=pwr
+}
+P 4400 20400 4400 20000 1 0 0
+{
+T 4350 20095 5 10 1 1 90 0 1
+pinnumber=64
+T 4400 19945 3 10 1 1 90 6 1
+pinlabel=VDD3
+T 4300 20800 5 10 0 1 270 2 1
+pinseq=21
+T 4400 20400 5 10 0 1 270 2 1
+pintype=pwr
+}