projects
/
hw
/
easymega
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
fix dangling bypass cap, route complete, drc clean, version 1.0
[hw/easymega]
/
easymega.sch
diff --git
a/easymega.sch
b/easymega.sch
index 35ddb218469cc9c8b4b7ad92b788a22e9e41c349..627be842fbde6b62af8dbb310209bd97e2a9a63f 100644
(file)
--- a/
easymega.sch
+++ b/
easymega.sch
@@
-154,7
+154,7
@@
Tolerate up to
N 68000 43600 67900 43600 4
N 67900 43600 67900 44000 4
T 82400 40400 9 10 1 0 0 0 1
N 68000 43600 67900 43600 4
N 67900 43600 67900 44000 4
T 82400 40400 9 10 1 0 0 0 1
-0.4
+1.0
T 80000 40400 9 10 1 0 0 0 1
1
T 80600 40400 9 10 1 0 0 0 1
T 80000 40400 9 10 1 0 0 0 1
1
T 80600 40400 9 10 1 0 0 0 1
@@
-1408,31
+1408,25
@@
N 54800 60300 53500 60300 4
T 53500 60400 5 10 1 1 0 0 1
netname=swclk
}
T 53500 60400 5 10 1 1 0 0 1
netname=swclk
}
-C 5
3300 709
00 1 0 0 capacitor.sym
+C 5
7200 726
00 1 0 0 capacitor.sym
{
{
-T 5
3500 716
00 5 10 0 0 0 0 1
+T 5
7400 733
00 5 10 0 0 0 0 1
device=CAPACITOR
device=CAPACITOR
-T 5
3200 712
00 5 10 1 1 0 0 1
+T 5
7100 729
00 5 10 1 1 0 0 1
refdes=C600
refdes=C600
-T 5
3500 718
00 5 10 0 0 0 0 1
+T 5
7400 735
00 5 10 0 0 0 0 1
symversion=0.1
symversion=0.1
-T 5
3900 712
00 5 10 1 1 0 0 1
+T 5
7800 729
00 5 10 1 1 0 0 1
value=0.1uF
value=0.1uF
-T 5
3300 709
00 5 10 0 1 0 0 1
+T 5
7200 726
00 5 10 0 1 0 0 1
footprint=0402
footprint=0402
-T 5
3300 709
00 5 10 0 1 0 0 1
+T 5
7200 726
00 5 10 0 1 0 0 1
loadstatus=smt
loadstatus=smt
-T 5
3300 709
00 5 10 0 1 0 0 1
+T 5
7200 726
00 5 10 0 1 0 0 1
vendor=digikey
vendor=digikey
-T 5
3300 709
00 5 10 0 1 0 0 1
+T 5
7200 726
00 5 10 0 1 0 0 1
vendor_part_number=399-3027-1-ND
}
vendor_part_number=399-3027-1-ND
}
-C 54500 71200 1 0 0 3.3V-plus.sym
-C 53200 70400 1 0 0 gnd.sym
-N 54700 71100 54700 71200 4
-N 53300 70700 53300 71100 4
-N 54800 70700 53300 70700 4
-N 54800 71100 54200 71100 4
C 61000 73100 1 0 0 capacitor.sym
{
T 61200 73800 5 10 0 0 0 0 1
C 61000 73100 1 0 0 capacitor.sym
{
T 61200 73800 5 10 0 0 0 0 1
@@
-2686,7
+2680,7
@@
T 55200 72000 5 10 1 1 0 0 1
refdes=U7
T 54800 51900 5 10 0 0 0 0 1
footprint=lqfp64
refdes=U7
T 54800 51900 5 10 0 0 0 0 1
footprint=lqfp64
-T
54800 519
00 5 10 1 1 0 0 1
+T
62900 720
00 5 10 1 1 0 0 1
value=STM32L151
}
C 73600 53300 1 0 0 gnd.sym
value=STM32L151
}
C 73600 53300 1 0 0 gnd.sym
@@
-2770,3
+2764,6
@@
N 54800 61900 52500 61900 4
N 52500 61900 52500 63100 4
N 54800 62300 52900 62300 4
N 52900 62300 52900 63500 4
N 52500 61900 52500 63100 4
N 54800 62300 52900 62300 4
N 52900 62300 52900 63500 4
+N 58400 72800 58100 72800 4
+C 56900 72500 1 0 0 gnd.sym
+N 57000 72800 57200 72800 4