git.gag.com Git - fw/altos/blob - src/stm/stm32l.h

   1 /*
   2  * Copyright © 2012 Keith Packard <keithp@keithp.com>
   3  *
   4  * This program is free software; you can redistribute it and/or modify
   5  * it under the terms of the GNU General Public License as published by
   6  * the Free Software Foundation; version 2 of the License.
   7  *
   8  * This program is distributed in the hope that it will be useful, but
   9  * WITHOUT ANY WARRANTY; without even the implied warranty of
  10  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  11  * General Public License for more details.
  12  *
  13  * You should have received a copy of the GNU General Public License along
  14  * with this program; if not, write to the Free Software Foundation, Inc.,
  15  * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
  16  */
  17
  18 #ifndef _STM32L_H_
  19 #define _STM32L_H_
  20
  21 #include <stdint.h>
  22
  23 typedef volatile uint32_t       vuint32_t;
  24 typedef volatile void *         vvoid_t;
  25
  26 struct stm_gpio {
  27         vuint32_t       moder;
  28         vuint32_t       otyper;
  29         vuint32_t       ospeedr;
  30         vuint32_t       pupdr;
  31
  32         vuint32_t       idr;
  33         vuint32_t       odr;
  34         vuint32_t       bsrr;
  35         vuint32_t       lckr;
  36
  37         vuint32_t       afrl;
  38         vuint32_t       afrh;
  39 };
  40
  41 #define STM_MODER_SHIFT(pin)            ((pin) << 1)
  42 #define STM_MODER_MASK                  3
  43 #define STM_MODER_INPUT                 0
  44 #define STM_MODER_OUTPUT                1
  45 #define STM_MODER_ALTERNATE             2
  46 #define STM_MODER_ANALOG                3
  47
  48 static inline void
  49 stm_moder_set(struct stm_gpio *gpio, int pin, vuint32_t value) {
  50         gpio->moder = ((gpio->moder &
  51                         ~(STM_MODER_MASK << STM_MODER_SHIFT(pin))) |
  52                        value << STM_MODER_SHIFT(pin));
  53 }
  54
  55 static inline vuint32_t
  56 stm_moder_get(struct stm_gpio *gpio, int pin) {
  57         return (gpio->moder >> STM_MODER_SHIFT(pin)) & STM_MODER_MASK;
  58 }
  59
  60 #define STM_OTYPER_SHIFT(pin)           (pin)
  61 #define STM_OTYPER_MASK                 1
  62 #define STM_OTYPER_PUSH_PULL            0
  63 #define STM_OTYPER_OPEN_DRAIN           1
  64
  65 static inline void
  66 stm_otyper_set(struct stm_gpio *gpio, int pin, vuint32_t value) {
  67         gpio->otyper = ((gpio->otyper &
  68                          ~(STM_OTYPER_MASK << STM_OTYPER_SHIFT(pin))) |
  69                         value << STM_OTYPER_SHIFT(pin));
  70 }
  71
  72 static inline vuint32_t
  73 stm_otyper_get(struct stm_gpio *gpio, int pin) {
  74         return (gpio->otyper >> STM_OTYPER_SHIFT(pin)) & STM_OTYPER_MASK;
  75 }
  76
  77 #define STM_OSPEEDR_SHIFT(pin)          ((pin) << 1)
  78 #define STM_OSPEEDR_MASK                3
  79 #define STM_OSPEEDR_400kHz              0
  80 #define STM_OSPEEDR_2MHz                1
  81 #define STM_OSPEEDR_10MHz               2
  82 #define STM_OSPEEDR_40MHz               3
  83
  84 static inline void
  85 stm_ospeedr_set(struct stm_gpio *gpio, int pin, vuint32_t value) {
  86         gpio->ospeedr = ((gpio->ospeedr &
  87                         ~(STM_OSPEEDR_MASK << STM_OSPEEDR_SHIFT(pin))) |
  88                        value << STM_OSPEEDR_SHIFT(pin));
  89 }
  90
  91 static inline vuint32_t
  92 stm_ospeedr_get(struct stm_gpio *gpio, int pin) {
  93         return (gpio->ospeedr >> STM_OSPEEDR_SHIFT(pin)) & STM_OSPEEDR_MASK;
  94 }
  95
  96 #define STM_PUPDR_SHIFT(pin)            ((pin) << 1)
  97 #define STM_PUPDR_MASK                  3
  98 #define STM_PUPDR_NONE                  0
  99 #define STM_PUPDR_PULL_UP               1
 100 #define STM_PUPDR_PULL_DOWN             2
 101 #define STM_PUPDR_RESERVED              3
 102
 103 static inline void
 104 stm_pupdr_set(struct stm_gpio *gpio, int pin, vuint32_t value) {
 105         gpio->pupdr = ((gpio->pupdr &
 106                         ~(STM_PUPDR_MASK << STM_PUPDR_SHIFT(pin))) |
 107                        value << STM_PUPDR_SHIFT(pin));
 108 }
 109
 110 static inline vuint32_t
 111 stm_pupdr_get(struct stm_gpio *gpio, int pin) {
 112         return (gpio->pupdr >> STM_PUPDR_SHIFT(pin)) & STM_PUPDR_MASK;
 113 }
 114
 115 #define STM_AFR_SHIFT(pin)              ((pin) << 2)
 116 #define STM_AFR_MASK                    0xf
 117 #define STM_AFR_NONE                    0
 118 #define STM_AFR_AF0                     0x0
 119 #define STM_AFR_AF1                     0x1
 120 #define STM_AFR_AF2                     0x2
 121 #define STM_AFR_AF3                     0x3
 122 #define STM_AFR_AF4                     0x4
 123 #define STM_AFR_AF5                     0x5
 124 #define STM_AFR_AF6                     0x6
 125 #define STM_AFR_AF7                     0x7
 126 #define STM_AFR_AF8                     0x8
 127 #define STM_AFR_AF9                     0x9
 128 #define STM_AFR_AF10                    0xa
 129 #define STM_AFR_AF11                    0xb
 130 #define STM_AFR_AF12                    0xc
 131 #define STM_AFR_AF13                    0xd
 132 #define STM_AFR_AF14                    0xe
 133 #define STM_AFR_AF15                    0xf
 134
 135 static inline void
 136 stm_afr_set(struct stm_gpio *gpio, int pin, uint32_t value) {
 137         /*
 138          * Set alternate pin mode too
 139          */
 140         stm_moder_set(gpio, pin, STM_MODER_ALTERNATE);
 141         if (pin < 8)
 142                 gpio->afrl = ((gpio->afrl &
 143                                ~(STM_AFR_MASK << STM_AFR_SHIFT(pin))) |
 144                               value << STM_AFR_SHIFT(pin));
 145         else {
 146                 pin -= 8;
 147                 gpio->afrh = ((gpio->afrh &
 148                                ~(STM_AFR_MASK << STM_AFR_SHIFT(pin))) |
 149                               value << STM_AFR_SHIFT(pin));
 150         }
 151 }
 152
 153 static inline uint32_t
 154 stm_afr_get(struct stm_gpio *gpio, int pin) {
 155         if (pin < 8)
 156                 return (gpio->afrl >> STM_AFR_SHIFT(pin)) & STM_AFR_MASK;
 157         else {
 158                 pin -= 8;
 159                 return (gpio->afrh >> STM_AFR_SHIFT(pin)) & STM_AFR_MASK;
 160         }
 161 }
 162
 163 static inline void
 164 stm_gpio_set(struct stm_gpio *gpio, int pin, uint8_t value) {
 165         /* Use the bit set/reset register to do this atomically */
 166         gpio->bsrr = ((uint32_t) (value ^ 1) << (pin + 16)) | ((uint32_t) value << pin);
 167 }
 168
 169 static inline uint8_t
 170 stm_gpio_isset(struct stm_gpio *gpio, int pin) {
 171         return (gpio->idr >> pin) & 1;
 172 }
 173
 174 extern struct stm_gpio stm_gpioa;
 175 extern struct stm_gpio stm_gpiob;
 176 extern struct stm_gpio stm_gpioc;
 177 extern struct stm_gpio stm_gpiod;
 178 extern struct stm_gpio stm_gpioe;
 179 extern struct stm_gpio stm_gpioh;
 180
 181 struct stm_usart {
 182         vuint32_t       sr;     /* status register */
 183         vuint32_t       dr;     /* data register */
 184         vuint32_t       brr;    /* baud rate register */
 185         vuint32_t       cr1;    /* control register 1 */
 186
 187         vuint32_t       cr2;    /* control register 2 */
 188         vuint32_t       cr3;    /* control register 3 */
 189         vuint32_t       gtpr;   /* guard time and prescaler */
 190 };
 191
 192 extern struct stm_usart stm_usart1;
 193 extern struct stm_usart stm_usart2;
 194 extern struct stm_usart stm_usart3;
 195
 196 #define STM_USART_SR_CTS        (9)     /* CTS flag */
 197 #define STM_USART_SR_LBD        (8)     /* LIN break detection flag */
 198 #define STM_USART_SR_TXE        (7)     /* Transmit data register empty */
 199 #define STM_USART_SR_TC         (6)     /* Transmission complete */
 200 #define STM_USART_SR_RXNE       (5)     /* Read data register not empty */
 201 #define STM_USART_SR_IDLE       (4)     /* IDLE line detected */
 202 #define STM_USART_SR_ORE        (3)     /* Overrun error */
 203 #define STM_USART_SR_NF         (2)     /* Noise detected flag */
 204 #define STM_USART_SR_FE         (1)     /* Framing error */
 205 #define STM_USART_SR_PE         (0)     /* Parity error */
 206
 207 #define STM_USART_CR1_OVER8     (15)    /* Oversampling mode */
 208 #define STM_USART_CR1_UE        (13)    /* USART enable */
 209 #define STM_USART_CR1_M         (12)    /* Word length */
 210 #define STM_USART_CR1_WAKE      (11)    /* Wakeup method */
 211 #define STM_USART_CR1_PCE       (10)    /* Parity control enable */
 212 #define STM_USART_CR1_PS        (9)     /* Parity selection */
 213 #define STM_USART_CR1_PEIE      (8)     /* PE interrupt enable */
 214 #define STM_USART_CR1_TXEIE     (7)     /* TXE interrupt enable */
 215 #define STM_USART_CR1_TCIE      (6)     /* Transmission complete interrupt enable */
 216 #define STM_USART_CR1_RXNEIE    (5)     /* RXNE interrupt enable */
 217 #define STM_USART_CR1_IDLEIE    (4)     /* IDLE interrupt enable */
 218 #define STM_USART_CR1_TE        (3)     /* Transmitter enable */
 219 #define STM_USART_CR1_RE        (2)     /* Receiver enable */
 220 #define STM_USART_CR1_RWU       (1)     /* Receiver wakeup */
 221 #define STM_USART_CR1_SBK       (0)     /* Send break */
 222
 223 #define STM_USART_CR2_LINEN     (14)    /* LIN mode enable */
 224 #define STM_USART_CR2_STOP      (12)    /* STOP bits */
 225 #define STM_USART_CR2_STOP_MASK 3
 226 #define STM_USART_CR2_STOP_1    0
 227 #define STM_USART_CR2_STOP_0_5  1
 228 #define STM_USART_CR2_STOP_2    2
 229 #define STM_USART_CR2_STOP_1_5  3
 230
 231 #define STM_USART_CR2_CLKEN     (11)    /* Clock enable */
 232 #define STM_USART_CR2_CPOL      (10)    /* Clock polarity */
 233 #define STM_USART_CR2_CPHA      (9)     /* Clock phase */
 234 #define STM_USART_CR2_LBCL      (8)     /* Last bit clock pulse */
 235 #define STM_USART_CR2_LBDIE     (6)     /* LIN break detection interrupt enable */
 236 #define STM_USART_CR2_LBDL      (5)     /* lin break detection length */
 237 #define STM_USART_CR2_ADD       (0)
 238 #define STM_USART_CR2_ADD_MASK  0xf
 239
 240 #define STM_USART_CR3_ONEBITE   (11)    /* One sample bit method enable */
 241 #define STM_USART_CR3_CTSIE     (10)    /* CTS interrupt enable */
 242 #define STM_USART_CR3_CTSE      (9)     /* CTS enable */
 243 #define STM_USART_CR3_RTSE      (8)     /* RTS enable */
 244 #define STM_USART_CR3_DMAT      (7)     /* DMA enable transmitter */
 245 #define STM_USART_CR3_DMAR      (6)     /* DMA enable receiver */
 246 #define STM_USART_CR3_SCEN      (5)     /* Smartcard mode enable */
 247 #define STM_USART_CR3_NACK      (4)     /* Smartcard NACK enable */
 248 #define STM_USART_CR3_HDSEL     (3)     /* Half-duplex selection */
 249 #define STM_USART_CR3_IRLP      (2)     /* IrDA low-power */
 250 #define STM_USART_CR3_IREN      (1)     /* IrDA mode enable */
 251 #define STM_USART_CR3_EIE       (0)     /* Error interrupt enable */
 252
 253 struct stm_tim {
 254 };
 255
 256 extern struct stm_tim stm_tim9;
 257 extern struct stm_tim stm_tim10;
 258 extern struct stm_tim stm_tim11;
 259
 260 /* Flash interface */
 261
 262 struct stm_flash {
 263         vuint32_t       acr;
 264         vuint32_t       pecr;
 265         vuint32_t       pdkeyr;
 266         vuint32_t       pekeyr;
 267
 268         vuint32_t       prgkeyr;
 269         vuint32_t       optkeyr;
 270         vuint32_t       sr;
 271         vuint32_t       obr;
 272
 273         vuint32_t       wrpr;
 274 };
 275
 276 extern struct stm_flash stm_flash;
 277
 278 #define STM_FLASH_ACR_RUN_PD    (4)
 279 #define STM_FLASH_ACR_SLEEP_PD  (3)
 280 #define STM_FLASH_ACR_ACC64     (2)
 281 #define STM_FLASH_ACR_PRFEN     (1)
 282 #define STM_FLASH_ACR_LATENCY   (0)
 283
 284 struct stm_rcc {
 285         vuint32_t       cr;
 286         vuint32_t       icscr;
 287         vuint32_t       cfgr;
 288         vuint32_t       cir;
 289
 290         vuint32_t       ahbrstr;
 291         vuint32_t       apb2rstr;
 292         vuint32_t       abp1rstr;
 293         vuint32_t       ahbenr;
 294
 295         vuint32_t       apb2enr;
 296         vuint32_t       apb1enr;
 297         vuint32_t       ahblenr;
 298         vuint32_t       apb2lpenr;
 299
 300         vuint32_t       apb1lpenr;
 301         vuint32_t       csr;
 302 };
 303
 304 extern struct stm_rcc stm_rcc;
 305
 306 /* Nominal high speed internal oscillator frequency is 16MHz */
 307 #define STM_HSI_FREQ            16000000
 308
 309 #define STM_RCC_CR_RTCPRE       (29)
 310 #define  STM_RCC_CR_RTCPRE_HSE_DIV_2    0
 311 #define  STM_RCC_CR_RTCPRE_HSE_DIV_4    1
 312 #define  STM_RCC_CR_RTCPRE_HSE_DIV_8    2
 313 #define  STM_RCC_CR_RTCPRE_HSE_DIV_16   3
 314 #define  STM_RCC_CR_RTCPRE_HSE_MASK     3
 315
 316 #define STM_RCC_CR_CSSON        (28)
 317 #define STM_RCC_CR_PLLRDY       (25)
 318 #define STM_RCC_CR_PLLON        (24)
 319 #define STM_RCC_CR_HSEBYP       (18)
 320 #define STM_RCC_CR_HSERDY       (17)
 321 #define STM_RCC_CR_HSEON        (16)
 322 #define STM_RCC_CR_MSIRDY       (9)
 323 #define STM_RCC_CR_MSION        (8)
 324 #define STM_RCC_CR_HSIRDY       (1)
 325 #define STM_RCC_CR_HSION        (0)
 326
 327 #define STM_RCC_CFGR_MCOPRE     (28)
 328 #define  STM_RCC_CFGR_MCOPRE_DIV_1      0
 329 #define  STM_RCC_CFGR_MCOPRE_DIV_2      1
 330 #define  STM_RCC_CFGR_MCOPRE_DIV_4      2
 331 #define  STM_RCC_CFGR_MCOPRE_DIV_8      3
 332 #define  STM_RCC_CFGR_MCOPRE_DIV_16     4
 333 #define  STM_RCC_CFGR_MCOPRE_DIV_MASK   7
 334
 335 #define STM_RCC_CFGR_MCOSEL     (24)
 336 #define  STM_RCC_CFGR_MCOSEL_DISABLE    0
 337 #define  STM_RCC_CFGR_MCOSEL_SYSCLK     1
 338 #define  STM_RCC_CFGR_MCOSEL_HSI        2
 339 #define  STM_RCC_CFGR_MCOSEL_MSI        3
 340 #define  STM_RCC_CFGR_MCOSEL_HSE        4
 341 #define  STM_RCC_CFGR_MCOSEL_PLL        5
 342 #define  STM_RCC_CFGR_MCOSEL_LSI        6
 343 #define  STM_RCC_CFGR_MCOSEL_LSE        7
 344 #define  STM_RCC_CFGR_MCOSEL_MASK       7
 345
 346 #define STM_RCC_CFGR_PLLDIV     (22)
 347 #define  STM_RCC_CFGR_PLLDIV_2          1
 348 #define  STM_RCC_CFGR_PLLDIV_3          2
 349 #define  STM_RCC_CFGR_PLLDIV_4          3
 350 #define  STM_RCC_CFGR_PLLDIV_MASK       3
 351
 352 #define STM_RCC_CFGR_PLLMUL     (18)
 353 #define  STM_RCC_CFGR_PLLMUL_3          0
 354 #define  STM_RCC_CFGR_PLLMUL_4          1
 355 #define  STM_RCC_CFGR_PLLMUL_6          2
 356 #define  STM_RCC_CFGR_PLLMUL_8          3
 357 #define  STM_RCC_CFGR_PLLMUL_12         4
 358 #define  STM_RCC_CFGR_PLLMUL_16         5
 359 #define  STM_RCC_CFGR_PLLMUL_24         6
 360 #define  STM_RCC_CFGR_PLLMUL_32         7
 361 #define  STM_RCC_CFGR_PLLMUL_48         8
 362 #define  STM_RCC_CFGR_PLLMUL_MASK       0xf
 363
 364 #define STM_RCC_CFGR_PLLSRC     (16)
 365
 366 #define STM_RCC_CFGR_PPRE2      (11)
 367 #define  STM_RCC_CFGR_PPRE2_DIV_1       0
 368 #define  STM_RCC_CFGR_PPRE2_DIV_2       4
 369 #define  STM_RCC_CFGR_PPRE2_DIV_4       5
 370 #define  STM_RCC_CFGR_PPRE2_DIV_8       6
 371 #define  STM_RCC_CFGR_PPRE2_DIV_16      7
 372 #define  STM_RCC_CFGR_PPRE2_MASK        7
 373
 374 #define STM_RCC_CFGR_PPRE1      (8)
 375 #define  STM_RCC_CFGR_PPRE1_DIV_1       0
 376 #define  STM_RCC_CFGR_PPRE1_DIV_2       4
 377 #define  STM_RCC_CFGR_PPRE1_DIV_4       5
 378 #define  STM_RCC_CFGR_PPRE1_DIV_8       6
 379 #define  STM_RCC_CFGR_PPRE1_DIV_16      7
 380 #define  STM_RCC_CFGR_PPRE1_MASK        7
 381
 382 #define STM_RCC_CFGR_HPRE       (4)
 383 #define  STM_RCC_CFGR_HPRE_DIV_1        0
 384 #define  STM_RCC_CFGR_HPRE_DIV_2        8
 385 #define  STM_RCC_CFGR_HPRE_DIV_4        9
 386 #define  STM_RCC_CFGR_HPRE_DIV_8        0xa
 387 #define  STM_RCC_CFGR_HPRE_DIV_16       0xb
 388 #define  STM_RCC_CFGR_HPRE_DIV_64       0xc
 389 #define  STM_RCC_CFGR_HPRE_DIV_128      0xd
 390 #define  STM_RCC_CFGR_HPRE_DIV_256      0xe
 391 #define  STM_RCC_CFGR_HPRE_DIV_512      0xf
 392 #define  STM_RCC_CFGR_HPRE_MASK         0xf
 393
 394 #define STM_RCC_CFGR_SWS        (2)
 395 #define  STM_RCC_CFGR_SWS_MSI           0
 396 #define  STM_RCC_CFGR_SWS_HSI           1
 397 #define  STM_RCC_CFGR_SWS_HSE           2
 398 #define  STM_RCC_CFGR_SWS_PLL           3
 399 #define  STM_RCC_CFGR_SWS_MASK          3
 400
 401 #define STM_RCC_CFGR_SW         (0)
 402 #define  STM_RCC_CFGR_SW_MSI            0
 403 #define  STM_RCC_CFGR_SW_HSI            1
 404 #define  STM_RCC_CFGR_SW_HSE            2
 405 #define  STM_RCC_CFGR_SW_PLL            3
 406 #define  STM_RCC_CFGR_SW_MASK           3
 407
 408 #define STM_RCC_AHBENR_DMA1EN           (24)
 409 #define STM_RCC_AHBENR_FLITFEN          (15)
 410 #define STM_RCC_AHBENR_CRCEN            (12)
 411 #define STM_RCC_AHBENR_GPIOHEN          (5)
 412 #define STM_RCC_AHBENR_GPIOEEN          (4)
 413 #define STM_RCC_AHBENR_GPIODEN          (3)
 414 #define STM_RCC_AHBENR_GPIOCEN          (2)
 415 #define STM_RCC_AHBENR_GPIOBEN          (1)
 416 #define STM_RCC_AHBENR_GPIOAEN          (0)
 417
 418 #define STM_RCC_APB2ENR_USART1EN        (14)
 419 #define STM_RCC_APB2ENR_SPI1EN          (12)
 420 #define STM_RCC_APB2ENR_ADC1EN          (9)
 421 #define STM_RCC_APB2ENR_TIM11EN         (4)
 422 #define STM_RCC_APB2ENR_TIM10EN         (3)
 423 #define STM_RCC_APB2ENR_TIM9EN          (2)
 424 #define STM_RCC_APB2ENR_SYSCFGEN        (0)
 425
 426 #define STM_RCC_APB1ENR_COMPEN          (31)
 427 #define STM_RCC_APB1ENR_DACEN           (29)
 428 #define STM_RCC_APB1ENR_PWREN           (28)
 429 #define STM_RCC_APB1ENR_USBEN           (23)
 430 #define STM_RCC_APB1ENR_I2C2EN          (22)
 431 #define STM_RCC_APB1ENR_I2C1EN          (21)
 432 #define STM_RCC_APB1ENR_USART3EN        (18)
 433 #define STM_RCC_APB1ENR_USART2EN        (17)
 434 #define STM_RCC_APB1ENR_SPI2EN          (14)
 435 #define STM_RCC_APB1ENR_WWDGEN          (11)
 436 #define STM_RCC_APB1ENR_LCDEN           (9)
 437 #define STM_RCC_APB1ENR_TIM7EN          (5)
 438 #define STM_RCC_APB1ENR_TIM6EN          (4)
 439 #define STM_RCC_APB1ENR_TIM4EN          (2)
 440 #define STM_RCC_APB1ENR_TIM3EN          (1)
 441 #define STM_RCC_APB1ENR_TIM2EN          (0)
 442
 443 #define STM_RCC_CSR_LPWRRSTF            (31)
 444 #define STM_RCC_CSR_WWDGRSTF            (30)
 445 #define STM_RCC_CSR_IWDGRSTF            (29)
 446 #define STM_RCC_CSR_SFTRSTF             (28)
 447 #define STM_RCC_CSR_PORRSTF             (27)
 448 #define STM_RCC_CSR_PINRSTF             (26)
 449 #define STM_RCC_CSR_OBLRSTF             (25)
 450 #define STM_RCC_CSR_RMVF                (24)
 451 #define STM_RCC_CSR_RTFRST              (23)
 452 #define STM_RCC_CSR_RTCEN               (22)
 453 #define STM_RCC_CSR_RTCSEL              (16)
 454
 455 #define  STM_RCC_CSR_RTCSEL_NONE                0
 456 #define  STM_RCC_CSR_RTCSEL_LSE                 1
 457 #define  STM_RCC_CSR_RTCSEL_LSI                 2
 458 #define  STM_RCC_CSR_RTCSEL_HSE                 3
 459 #define  STM_RCC_CSR_RTCSEL_MASK                3
 460
 461 #define STM_RCC_CSR_LSEBYP              (10)
 462 #define STM_RCC_CSR_LSERDY              (9)
 463 #define STM_RCC_CSR_LSEON               (8)
 464 #define STM_RCC_CSR_LSIRDY              (1)
 465 #define STM_RCC_CSR_LSION               (0)
 466
 467 struct stm_pwr {
 468         vuint32_t       cr;
 469         vuint32_t       csr;
 470 };
 471
 472 extern struct stm_pwr stm_pwr;
 473
 474 #define STM_PWR_CR_LPRUN        (14)
 475
 476 #define STM_PWR_CR_VOS          (11)
 477 #define  STM_PWR_CR_VOS_1_8             1
 478 #define  STM_PWR_CR_VOS_1_5             2
 479 #define  STM_PWR_CR_VOS_1_2             3
 480 #define  STM_PWR_CR_VOS_MASK            3
 481
 482 #define STM_PWR_CR_FWU          (10)
 483 #define STM_PWR_CR_ULP          (9)
 484 #define STM_PWR_CR_DBP          (8)
 485
 486 #define STM_PWR_CR_PLS          (5)
 487 #define  STM_PWR_CR_PLS_1_9     0
 488 #define  STM_PWR_CR_PLS_2_1     1
 489 #define  STM_PWR_CR_PLS_2_3     2
 490 #define  STM_PWR_CR_PLS_2_5     3
 491 #define  STM_PWR_CR_PLS_2_7     4
 492 #define  STM_PWR_CR_PLS_2_9     5
 493 #define  STM_PWR_CR_PLS_3_1     6
 494 #define  STM_PWR_CR_PLS_EXT     7
 495 #define  STM_PWR_CR_PLS_MASK    7
 496
 497 #define STM_PWR_CR_PVDE         (4)
 498 #define STM_PWR_CR_CSBF         (3)
 499 #define STM_PWR_CR_CWUF         (2)
 500 #define STM_PWR_CR_PDDS         (1)
 501 #define STM_PWR_CR_LPSDSR       (0)
 502
 503 #define STM_PWR_CSR_EWUP3       (10)
 504 #define STM_PWR_CSR_EWUP2       (9)
 505 #define STM_PWR_CSR_EWUP1       (8)
 506 #define STM_PWR_CSR_REGLPF      (5)
 507 #define STM_PWR_CSR_VOSF        (4)
 508 #define STM_PWR_CSR_VREFINTRDYF (3)
 509 #define STM_PWR_CSR_PVDO        (2)
 510 #define STM_PWR_CSR_SBF         (1)
 511 #define STM_PWR_CSR_WUF         (0)
 512
 513 struct stm_tim67 {
 514         vuint32_t       cr1;
 515         vuint32_t       cr2;
 516         uint32_t        _unused_08;
 517         vuint32_t       dier;
 518
 519         vuint32_t       sr;
 520         vuint32_t       egr;
 521         uint32_t        _unused_18;
 522         uint32_t        _unused_1c;
 523
 524         uint32_t        _unused_20;
 525         vuint32_t       cnt;
 526         vuint32_t       psc;
 527         vuint32_t       arr;
 528 };
 529
 530 extern struct stm_tim67 stm_tim6;
 531
 532 #define STM_TIM67_CR1_ARPE      (7)
 533 #define STM_TIM67_CR1_OPM       (3)
 534 #define STM_TIM67_CR1_URS       (2)
 535 #define STM_TIM67_CR1_UDIS      (1)
 536 #define STM_TIM67_CR1_CEN       (0)
 537
 538 #define STM_TIM67_CR2_MMS       (4)
 539 #define  STM_TIM67_CR2_MMS_RESET        0
 540 #define  STM_TIM67_CR2_MMS_ENABLE       1
 541 #define  STM_TIM67_CR2_MMS_UPDATE       2
 542 #define  STM_TIM67_CR2_MMS_MASK         7
 543
 544 #define STM_TIM67_DIER_UDE      (8)
 545 #define STM_TIM67_DIER_UIE      (0)
 546
 547 #define STM_TIM67_SR_UIF        (0)
 548
 549 #define STM_TIM67_EGR_UG        (0)
 550
 551 struct stm_lcd {
 552         vuint32_t       cr;
 553         vuint32_t       fcr;
 554         vuint32_t       sr;
 555         vuint32_t       clr;
 556         uint32_t        unused_0x10;
 557         vuint32_t       ram[8*2];
 558 };
 559
 560 extern struct stm_lcd stm_lcd;
 561
 562 #define STM_LCD_CR_MUX_SEG              (7)
 563
 564 #define STM_LCD_CR_BIAS                 (5)
 565 #define  STM_LCD_CR_BIAS_1_4            0
 566 #define  STM_LCD_CR_BIAS_1_2            1
 567 #define  STM_LCD_CR_BIAS_1_3            2
 568 #define  STM_LCD_CR_BIAS_MASK           3
 569
 570 #define STM_LCD_CR_DUTY                 (2)
 571 #define  STM_LCD_CR_DUTY_STATIC         0
 572 #define  STM_LCD_CR_DUTY_1_2            1
 573 #define  STM_LCD_CR_DUTY_1_3            2
 574 #define  STM_LCD_CR_DUTY_1_4            3
 575 #define  STM_LCD_CR_DUTY_1_8            4
 576 #define  STM_LCD_CR_DUTY_MASK           7
 577
 578 #define STM_LCD_CR_VSEL                 (1)
 579 #define STM_LCD_CR_LCDEN                (0)
 580
 581 #define STM_LCD_FCR_PS                  (22)
 582 #define  STM_LCD_FCR_PS_1               0x0
 583 #define  STM_LCD_FCR_PS_2               0x1
 584 #define  STM_LCD_FCR_PS_4               0x2
 585 #define  STM_LCD_FCR_PS_8               0x3
 586 #define  STM_LCD_FCR_PS_16              0x4
 587 #define  STM_LCD_FCR_PS_32              0x5
 588 #define  STM_LCD_FCR_PS_64              0x6
 589 #define  STM_LCD_FCR_PS_128             0x7
 590 #define  STM_LCD_FCR_PS_256             0x8
 591 #define  STM_LCD_FCR_PS_512             0x9
 592 #define  STM_LCD_FCR_PS_1024            0xa
 593 #define  STM_LCD_FCR_PS_2048            0xb
 594 #define  STM_LCD_FCR_PS_4096            0xc
 595 #define  STM_LCD_FCR_PS_8192            0xd
 596 #define  STM_LCD_FCR_PS_16384           0xe
 597 #define  STM_LCD_FCR_PS_32768           0xf
 598 #define  STM_LCD_FCR_PS_MASK            0xf
 599
 600 #define STM_LCD_FCR_DIV                 (18)
 601 #define STM_LCD_FCR_DIV_16              0x0
 602 #define STM_LCD_FCR_DIV_17              0x1
 603 #define STM_LCD_FCR_DIV_18              0x2
 604 #define STM_LCD_FCR_DIV_19              0x3
 605 #define STM_LCD_FCR_DIV_20              0x4
 606 #define STM_LCD_FCR_DIV_21              0x5
 607 #define STM_LCD_FCR_DIV_22              0x6
 608 #define STM_LCD_FCR_DIV_23              0x7
 609 #define STM_LCD_FCR_DIV_24              0x8
 610 #define STM_LCD_FCR_DIV_25              0x9
 611 #define STM_LCD_FCR_DIV_26              0xa
 612 #define STM_LCD_FCR_DIV_27              0xb
 613 #define STM_LCD_FCR_DIV_28              0xc
 614 #define STM_LCD_FCR_DIV_29              0xd
 615 #define STM_LCD_FCR_DIV_30              0xe
 616 #define STM_LCD_FCR_DIV_31              0xf
 617 #define STM_LCD_FCR_DIV_MASK            0xf
 618
 619 #define STM_LCD_FCR_BLINK               (16)
 620 #define  STM_LCD_FCR_BLINK_DISABLE              0
 621 #define  STM_LCD_FCR_BLINK_SEG0_COM0            1
 622 #define  STM_LCD_FCR_BLINK_SEG0_COMALL          2
 623 #define  STM_LCD_FCR_BLINK_SEGALL_COMALL        3
 624 #define  STM_LCD_FCR_BLINK_MASK                 3
 625
 626 #define STM_LCD_FCR_BLINKF              (13)
 627 #define  STM_LCD_FCR_BLINKF_8                   0
 628 #define  STM_LCD_FCR_BLINKF_16                  1
 629 #define  STM_LCD_FCR_BLINKF_32                  2
 630 #define  STM_LCD_FCR_BLINKF_64                  3
 631 #define  STM_LCD_FCR_BLINKF_128                 4
 632 #define  STM_LCD_FCR_BLINKF_256                 5
 633 #define  STM_LCD_FCR_BLINKF_512                 6
 634 #define  STM_LCD_FCR_BLINKF_1024                7
 635 #define  STM_LCD_FCR_BLINKF_MASK                7
 636
 637 #define STM_LCD_FCR_CC                  (10)
 638 #define  STM_LCD_FCR_CC_MASK                    7
 639
 640 #define STM_LCD_FCR_DEAD                (7)
 641 #define  STM_LCD_FCR_DEAD_MASK                  7
 642
 643 #define STM_LCD_FCR_PON                 (4)
 644 #define  STM_LCD_FCR_PON_MASK                   7
 645
 646 #define STM_LCD_FCR_UDDIE               (3)
 647 #define STM_LCD_FCR_SOFIE               (1)
 648 #define STM_LCD_FCR_HD                  (0)
 649
 650 #define STM_LCD_SR_FCRSF                (5)
 651 #define STM_LCD_SR_RDY                  (4)
 652 #define STM_LCD_SR_UDD                  (3)
 653 #define STM_LCD_SR_UDR                  (2)
 654 #define STM_LCD_SR_SOF                  (1)
 655 #define STM_LCD_SR_ENS                  (0)
 656
 657 #define STM_LCD_CLR_UDDC                (3)
 658 #define STM_LCD_CLR_SOFC                (1)
 659
 660 struct stm_nvic {
 661         vuint32_t       iser[3];        /* 0x000 */
 662
 663         uint8_t         _unused00c[0x080 - 0x00c];
 664
 665         vuint32_t       icer[3];        /* 0x080 */
 666
 667         uint8_t         _unused08c[0x100 - 0x08c];
 668
 669         vuint32_t       ispr[3];        /* 0x100 */
 670
 671         uint8_t         _unused10c[0x180 - 0x10c];
 672
 673         vuint32_t       icpr[3];        /* 0x180 */
 674
 675         uint8_t         _unused18c[0x200 - 0x18c];
 676
 677         vuint32_t       iabr[3];        /* 0x200 */
 678
 679         uint8_t         _unused20c[0x300 - 0x20c];
 680
 681         vuint32_t       ipr[21];        /* 0x300 */
 682
 683         uint8_t         _unused324[0xe00 - 0x324];
 684
 685         vuint32_t       stir;           /* 0xe00 */
 686 };
 687
 688 extern struct stm_nvic stm_nvic;
 689
 690 #define IRQ_REG(irq)    ((irq) >> 5)
 691 #define IRQ_BIT(irq)    ((irq) & 0x1f)
 692 #define IRQ_MASK(irq)   (1 << IRQ_BIT(irq))
 693 #define IRQ_BOOL(v,irq) (((v) >> IRQ_BIT(irq)) & 1)
 694
 695 static inline void
 696 stm_nvic_set_enable(int irq) {
 697         stm_nvic.iser[IRQ_REG(irq)] = IRQ_MASK(irq);
 698 }
 699
 700 static inline void
 701 stm_nvic_clear_enable(int irq) {
 702         stm_nvic.icer[IRQ_REG(irq)] = IRQ_MASK(irq);
 703 }
 704
 705 static inline int
 706 stm_nvic_enabled(int irq) {
 707         return IRQ_BOOL(stm_nvic.iser[IRQ_REG(irq)], irq);
 708 }
 709
 710 static inline void
 711 stm_nvic_set_pending(int irq) {
 712         stm_nvic.ispr[IRQ_REG(irq)] = IRQ_MASK(irq);
 713 }
 714
 715 static inline void
 716 stm_nvic_clear_pending(int irq) {
 717         stm_nvic.icpr[IRQ_REG(irq)] = IRQ_MASK(irq);
 718 }
 719
 720 static inline int
 721 stm_nvic_pending(int irq) {
 722         return IRQ_BOOL(stm_nvic.ispr[IRQ_REG(irq)], irq);
 723 }
 724
 725 static inline int
 726 stm_nvic_active(int irq) {
 727         return IRQ_BOOL(stm_nvic.iabr[IRQ_REG(irq)], irq);
 728 }
 729
 730 #define IRQ_PRIO_REG(irq)       ((irq) >> 2)
 731 #define IRQ_PRIO_BIT(irq)       (((irq) & 3) << 3)
 732 #define IRQ_PRIO_MASK(irq)      (0xff << IRQ_PRIO_BIT(irq))
 733
 734 static inline void
 735 stm_nvic_set_priority(int irq, uint8_t prio) {
 736         int             n = IRQ_PRIO_REG(irq);
 737         uint32_t        v;
 738
 739         v = stm_nvic.ipr[n];
 740         v &= ~IRQ_PRIO_MASK(irq);
 741         v |= (prio) << IRQ_PRIO_BIT(irq);
 742         stm_nvic.ipr[n] = v;
 743 }
 744
 745 static inline uint8_t
 746 stm_nvic_get_priority(int irq) {
 747         return (stm_nvic.ipr[IRQ_PRIO_REG(irq)] >> IRQ_PRIO_BIT(irq)) & IRQ_PRIO_MASK(0);
 748 }
 749
 750 #define isr(name) void stm_ ## name ## _isr(void);
 751
 752 isr(nmi)
 753 isr(hardfault)
 754 isr(memmanage)
 755 isr(busfault)
 756 isr(usagefault)
 757 isr(svc)
 758 isr(debugmon)
 759 isr(pendsv)
 760 isr(systick)
 761 isr(wwdg)
 762 isr(pvd)
 763 isr(tamper_stamp)
 764 isr(rtc_wkup)
 765 isr(flash)
 766 isr(rcc)
 767 isr(exti0)
 768 isr(exti1)
 769 isr(exti2)
 770 isr(exti3)
 771 isr(exti4)
 772 isr(dma1_channel1)
 773 isr(dma1_channel2)
 774 isr(dma1_channel3)
 775 isr(dma1_channel4)
 776 isr(dma1_channel5)
 777 isr(dma1_channel6)
 778 isr(dma1_channel7)
 779 isr(adc1)
 780 isr(usb_hp)
 781 isr(usb_lp)
 782 isr(dac)
 783 isr(comp)
 784 isr(exti9_5)
 785 isr(lcd)
 786 isr(tim9)
 787 isr(tim10)
 788 isr(tim11)
 789 isr(tim2)
 790 isr(tim3)
 791 isr(tim4)
 792 isr(i2c1_ev)
 793 isr(i2c1_er)
 794 isr(i2c2_ev)
 795 isr(i2c2_er)
 796 isr(spi1)
 797 isr(spi2)
 798 isr(usart1)
 799 isr(usart2)
 800 isr(usart3)
 801 isr(exti15_10)
 802 isr(rtc_alarm)
 803 isr(usb_fs_wkup)
 804 isr(tim6)
 805 isr(tim7)
 806
 807 #undef isr
 808
 809 #define STM_ISR_WWDG_POS                0
 810 #define STM_ISR_PVD_POS                 1
 811 #define STM_ISR_TAMPER_STAMP_POS        2
 812 #define STM_ISR_RTC_WKUP_POS            3
 813 #define STM_ISR_FLASH_POS               4
 814 #define STM_ISR_RCC_POS                 5
 815 #define STM_ISR_EXTI0_POS               6
 816 #define STM_ISR_EXTI1_POS               7
 817 #define STM_ISR_EXTI2_POS               8
 818 #define STM_ISR_EXTI3_POS               9
 819 #define STM_ISR_EXTI4_POS               10
 820 #define STM_ISR_DMA1_CHANNEL1_POS       11
 821 #define STM_ISR_DMA2_CHANNEL1_POS       12
 822 #define STM_ISR_DMA3_CHANNEL1_POS       13
 823 #define STM_ISR_DMA4_CHANNEL1_POS       14
 824 #define STM_ISR_DMA5_CHANNEL1_POS       15
 825 #define STM_ISR_DMA6_CHANNEL1_POS       16
 826 #define STM_ISR_DMA7_CHANNEL1_POS       17
 827 #define STM_ISR_ADC1_POS                18
 828 #define STM_ISR_USB_HP_POS              19
 829 #define STM_ISR_USB_LP_POS              20
 830 #define STM_ISR_DAC_POS                 21
 831 #define STM_ISR_COMP_POS                22
 832 #define STM_ISR_EXTI9_5_POS             23
 833 #define STM_ISR_LCD_POS                 24
 834 #define STM_ISR_TIM9_POS                25
 835 #define STM_ISR_TIM10_POS               26
 836 #define STM_ISR_TIM11_POS               27
 837 #define STM_ISR_TIM2_POS                28
 838 #define STM_ISR_TIM3_POS                29
 839 #define STM_ISR_TIM4_POS                30
 840 #define STM_ISR_I2C1_EV_POS             31
 841 #define STM_ISR_I2C1_ER_POS             32
 842 #define STM_ISR_I2C2_EV_POS             33
 843 #define STM_ISR_I2C2_ER_POS             34
 844 #define STM_ISR_SPI1_POS                35
 845 #define STM_ISR_SPI2_POS                36
 846 #define STM_ISR_USART1_POS              37
 847 #define STM_ISR_USART2_POS              38
 848 #define STM_ISR_USART3_POS              39
 849 #define STM_ISR_EXTI15_10_POS           40
 850 #define STM_ISR_RTC_ALARM_POS           41
 851 #define STM_ISR_USB_FS_WKUP_POS         42
 852 #define STM_ISR_TIM6_POS                43
 853 #define STM_ISR_TIM7_POS                44
 854
 855 struct stm_dma_channel {
 856         vuint32_t       ccr;
 857         vuint32_t       cndtr;
 858         vvoid_t         cpar;
 859         vvoid_t         cmar;
 860         vuint32_t       reserved;
 861 };
 862
 863 #define STM_NUM_DMA     7
 864
 865 struct stm_dma {
 866         vuint32_t               isr;
 867         vuint32_t               ifcr;
 868         struct stm_dma_channel  channel[STM_NUM_DMA];
 869 };
 870
 871 extern struct stm_dma stm_dma;
 872
 873 /* DMA channels go from 1 to 7, instead of 0 to 6 (sigh)
 874  */
 875
 876 #define STM_DMA_INDEX(channel)          ((channel) - 1)
 877
 878 #define STM_DMA_ISR(index)              ((index) << 2)
 879 #define STM_DMA_ISR_MASK                        0xf
 880 #define STM_DMA_ISR_TEIF                        3
 881 #define STM_DMA_ISR_HTIF                        2
 882 #define STM_DMA_ISR_TCIF                        1
 883 #define STM_DMA_ISR_GIF                         0
 884
 885 #define STM_DMA_IFCR(index)             ((index) << 2)
 886 #define STM_DMA_IFCR_MASK                       0xf
 887 #define STM_DMA_IFCR_CTEIF                      3
 888 #define STM_DMA_IFCR_CHTIF                      2
 889 #define STM_DMA_IFCR_CTCIF                      1
 890 #define STM_DMA_IFCR_CGIF                       0
 891
 892 #define STM_DMA_CCR_MEM2MEM             (14)
 893
 894 #define STM_DMA_CCR_PL                  (12)
 895 #define  STM_DMA_CCR_PL_LOW                     (0)
 896 #define  STM_DMA_CCR_PL_MEDIUM                  (1)
 897 #define  STM_DMA_CCR_PL_HIGH                    (2)
 898 #define  STM_DMA_CCR_PL_VERY_HIGH               (3)
 899 #define  STM_DMA_CCR_PL_MASK                    (3)
 900
 901 #define STM_DMA_CCR_MSIZE               (10)
 902 #define  STM_DMA_CCR_MSIZE_8                    (0)
 903 #define  STM_DMA_CCR_MSIZE_16                   (1)
 904 #define  STM_DMA_CCR_MSIZE_32                   (2)
 905 #define  STM_DMA_CCR_MSIZE_MASK                 (3)
 906
 907 #define STM_DMA_CCR_PSIZE               (8)
 908 #define  STM_DMA_CCR_PSIZE_8                    (0)
 909 #define  STM_DMA_CCR_PSIZE_16                   (1)
 910 #define  STM_DMA_CCR_PSIZE_32                   (2)
 911 #define  STM_DMA_CCR_PSIZE_MASK                 (3)
 912
 913 #define STM_DMA_CCR_MINC                (7)
 914 #define STM_DMA_CCR_PINC                (6)
 915 #define STM_DMA_CCR_CIRC                (5)
 916 #define STM_DMA_CCR_DIR                 (4)
 917 #define  STM_DMA_CCR_DIR_PER_TO_MEM             0
 918 #define  STM_DMA_CCR_DIR_MEM_TO_PER             1
 919 #define STM_DMA_CCR_TEIE                (3)
 920 #define STM_DMA_CCR_HTIE                (2)
 921 #define STM_DMA_CCR_TCIE                (1)
 922 #define STM_DMA_CCR_EN                  (0)
 923
 924 #define STM_DMA_CHANNEL_ADC1            1
 925 #define STM_DMA_CHANNEL_SPI1_RX         2
 926 #define STM_DMA_CHANNEL_SPI1_TX         3
 927 #define STM_DMA_CHANNEL_SPI2_RX         4
 928 #define STM_DMA_CHANNEL_SPI2_TX         5
 929 #define STM_DMA_CHANNEL_USART3_TX       2
 930 #define STM_DMA_CHANNEL_USART3_RX       3
 931 #define STM_DMA_CHANNEL_USART1_TX       4
 932 #define STM_DMA_CHANNEL_USART1_RX       5
 933 #define STM_DMA_CHANNEL_USART2_RX       6
 934 #define STM_DMA_CHANNEL_USART2_TX       7
 935 #define STM_DMA_CHANNEL_I2C2_TX         4
 936 #define STM_DMA_CHANNEL_I2C2_RX         5
 937 #define STM_DMA_CHANNEL_I2C1_RX         6
 938 #define STM_DMA_CHANNEL_I2C1_TX         7
 939 #define STM_DMA_CHANNEL_TIM2_CH3        1
 940 #define STM_DMA_CHANNEL_TIM2_UP         2
 941 #define STM_DMA_CHANNEL_TIM2_CH1        5
 942 #define STM_DMA_CHANNEL_TIM2_CH2        7
 943 #define STM_DMA_CHANNEL_TIM2_CH4        7
 944 #define STM_DMA_CHANNEL_TIM3_CH3        2
 945 #define STM_DMA_CHANNEL_TIM3_CH4        3
 946 #define STM_DMA_CHANNEL_TIM3_UP         3
 947 #define STM_DMA_CHANNEL_TIM3_CH1        6
 948 #define STM_DMA_CHANNEL_TIM3_TRIG       6
 949 #define STM_DMA_CHANNEL_TIM4_CH1        1
 950 #define STM_DMA_CHANNEL_TIM4_CH2        4
 951 #define STM_DMA_CHANNEL_TIM4_CH3        5
 952 #define STM_DMA_CHANNEL_TIM4_UP         7
 953 #define STM_DMA_CHANNEL_TIM6_UP_DA      2
 954 #define STM_DMA_CHANNEL_C_CHANNEL1      2
 955 #define STM_DMA_CHANNEL_TIM7_UP_DA      3
 956 #define STM_DMA_CHANNEL_C_CHANNEL2      3
 957
 958 /*
 959  * Only spi channel 1 and 2 can use DMA
 960  */
 961 #define STM_NUM_SPI     2
 962
 963 struct stm_spi {
 964         vuint32_t       cr1;
 965         vuint32_t       cr2;
 966         vuint32_t       sr;
 967         vuint32_t       dr;
 968         vuint32_t       crcpr;
 969         vuint32_t       rxcrcr;
 970         vuint32_t       txcrcr;
 971 };
 972
 973 extern struct stm_spi stm_spi1, stm_spi2, stm_spi3;
 974
 975 /* SPI channels go from 1 to 3, instead of 0 to 2 (sigh)
 976  */
 977
 978 #define STM_SPI_INDEX(channel)          ((channel) - 1)
 979
 980 #define STM_SPI_CR1_BIDIMODE            15
 981 #define STM_SPI_CR1_BIDIOE              14
 982 #define STM_SPI_CR1_CRCEN               13
 983 #define STM_SPI_CR1_CRCNEXT             12
 984 #define STM_SPI_CR1_DFF                 11
 985 #define STM_SPI_CR1_RXONLY              10
 986 #define STM_SPI_CR1_SSM                 9
 987 #define STM_SPI_CR1_SSI                 8
 988 #define STM_SPI_CR1_LSBFIRST            7
 989 #define STM_SPI_CR1_SPE                 6
 990 #define STM_SPI_CR1_BR                  3
 991 #define  STM_SPI_CR1_BR_PCLK_2                  0
 992 #define  STM_SPI_CR1_BR_PCLK_4                  1
 993 #define  STM_SPI_CR1_BR_PCLK_8                  2
 994 #define  STM_SPI_CR1_BR_PCLK_16                 3
 995 #define  STM_SPI_CR1_BR_PCLK_32                 4
 996 #define  STM_SPI_CR1_BR_PCLK_64                 5
 997 #define  STM_SPI_CR1_BR_PCLK_128                6
 998 #define  STM_SPI_CR1_BR_PCLK_256                7
 999 #define  STM_SPI_CR1_BR_MASK                    7
1000
1001 #define STM_SPI_CR1_MSTR                2
1002 #define STM_SPI_CR1_CPOL                1
1003 #define STM_SPI_CR1_CPHA                0
1004
1005 #define STM_SPI_CR2_TXEIE       7
1006 #define STM_SPI_CR2_RXNEIE      6
1007 #define STM_SPI_CR2_ERRIE       5
1008 #define STM_SPI_CR2_SSOE        2
1009 #define STM_SPI_CR2_TXDMAEN     1
1010 #define STM_SPI_CR2_RXDMAEN     0
1011
1012 #define STM_SPI_SR_BSY          7
1013 #define STM_SPI_SR_OVR          6
1014 #define STM_SPI_SR_MODF         5
1015 #define STM_SPI_SR_CRCERR       4
1016 #define STM_SPI_SR_TXE          1
1017 #define STM_SPI_SR_RXNE         0
1018
1019 struct stm_adc {
1020         vuint32_t       sr;
1021         vuint32_t       cr1;
1022         vuint32_t       cr2;
1023         vuint32_t       smpr1;
1024         vuint32_t       smpr2;
1025         vuint32_t       smpr3;
1026         vuint32_t       jofr1;
1027         vuint32_t       jofr2;
1028         vuint32_t       jofr3;
1029         vuint32_t       jofr4;
1030         vuint32_t       htr;
1031         vuint32_t       ltr;
1032         vuint32_t       sqr1;
1033         vuint32_t       sqr2;
1034         vuint32_t       sqr3;
1035         vuint32_t       sqr4;
1036         vuint32_t       sqr5;
1037         vuint32_t       jsqr;
1038         vuint32_t       jdr1;
1039         vuint32_t       jdr2;
1040         vuint32_t       jdr3;
1041         vuint32_t       jdr4;
1042         vuint32_t       dr;
1043         uint8_t         reserved[0x300 - 0x5c];
1044         vuint32_t       csr;
1045         vuint32_t       ccr;
1046 };
1047
1048 extern struct stm_adc stm_adc;
1049
1050 #define STM_ADC_SR_JCNR         9
1051 #define STM_ADC_SR_RCNR         8
1052 #define STM_ADC_SR_ADONS        6
1053 #define STM_ADC_SR_OVR          5
1054 #define STM_ADC_SR_STRT         4
1055 #define STM_ADC_SR_JSTRT        3
1056 #define STM_ADC_SR_JEOC         2
1057 #define STM_ADC_SR_EOC          1
1058 #define STM_ADC_SR_AWD          0
1059
1060 #define STM_ADC_CR1_OVRIE       26
1061 #define STM_ADC_CR1_RES         24
1062 #define  STM_ADC_CR1_RES_12             0
1063 #define  STM_ADC_CR1_RES_10             1
1064 #define  STM_ADC_CR1_RES_8              2
1065 #define  STM_ADC_CR1_RES_6              3
1066 #define  STM_ADC_CR1_RES_MASK           3
1067 #define STM_ADC_CR1_AWDEN       23
1068 #define STM_ADC_CR1_JAWDEN      22
1069 #define STM_ADC_CR1_PDI         17
1070 #define STM_ADC_CR1_PDD         16
1071 #define STM_ADC_CR1_DISCNUM     13
1072 #define  STM_ADC_CR1_DISCNUM_1          0
1073 #define  STM_ADC_CR1_DISCNUM_2          1
1074 #define  STM_ADC_CR1_DISCNUM_3          2
1075 #define  STM_ADC_CR1_DISCNUM_4          3
1076 #define  STM_ADC_CR1_DISCNUM_5          4
1077 #define  STM_ADC_CR1_DISCNUM_6          5
1078 #define  STM_ADC_CR1_DISCNUM_7          6
1079 #define  STM_ADC_CR1_DISCNUM_8          7
1080 #define  STM_ADC_CR1_DISCNUM_MASK       7
1081 #define STM_ADC_CR1_JDISCEN     12
1082 #define STM_ADC_CR1_DISCEN      11
1083 #define STM_ADC_CR1_JAUTO       10
1084 #define STM_ADC_CR1_AWDSGL      9
1085 #define STM_ADC_CR1_SCAN        8
1086 #define STM_ADC_CR1_JEOCIE      7
1087 #define STM_ADC_CR1_AWDIE       6
1088 #define STM_ADC_CR1_EOCIE       5
1089 #define STM_ADC_CR1_AWDCH       0
1090 #define  STM_ADC_CR1_AWDCH_MASK         0x1f
1091
1092 #define STM_ADC_CR2_SWSTART     30
1093 #define STM_ADC_CR2_EXTEN       28
1094 #define  STM_ADC_CR2_EXTEN_DISABLE      0
1095 #define  STM_ADC_CR2_EXTEN_RISING       1
1096 #define  STM_ADC_CR2_EXTEN_FALLING      2
1097 #define  STM_ADC_CR2_EXTEN_BOTH         3
1098 #define  STM_ADC_CR2_EXTEN_MASK         3
1099 #define STM_ADC_CR2_EXTSEL      24
1100 #define  STM_ADC_CR2_EXTSEL_TIM9_CC2    0
1101 #define  STM_ADC_CR2_EXTSEL_TIM9_TRGO   1
1102 #define  STM_ADC_CR2_EXTSEL_TIM2_CC3    2
1103 #define  STM_ADC_CR2_EXTSEL_TIM2_CC2    3
1104 #define  STM_ADC_CR2_EXTSEL_TIM3_TRGO   4
1105 #define  STM_ADC_CR2_EXTSEL_TIM4_CC4    5
1106 #define  STM_ADC_CR2_EXTSEL_TIM2_TRGO   6
1107 #define  STM_ADC_CR2_EXTSEL_TIM3_CC1    7
1108 #define  STM_ADC_CR2_EXTSEL_TIM3_CC3    8
1109 #define  STM_ADC_CR2_EXTSEL_TIM4_TRGO   9
1110 #define  STM_ADC_CR2_EXTSEL_TIM6_TRGO   10
1111 #define  STM_ADC_CR2_EXTSEL_EXTI_11     15
1112 #define  STM_ADC_CR2_EXTSEL_MASK        15
1113 #define STM_ADC_CR2_JWSTART     22
1114 #define STM_ADC_CR2_JEXTEN      20
1115 #define  STM_ADC_CR2_JEXTEN_DISABLE     0
1116 #define  STM_ADC_CR2_JEXTEN_RISING      1
1117 #define  STM_ADC_CR2_JEXTEN_FALLING     2
1118 #define  STM_ADC_CR2_JEXTEN_BOTH        3
1119 #define  STM_ADC_CR2_JEXTEN_MASK        3
1120 #define STM_ADC_CR2_JEXTSEL     16
1121 #define  STM_ADC_CR2_JEXTSEL_TIM9_CC1   0
1122 #define  STM_ADC_CR2_JEXTSEL_TIM9_TRGO  1
1123 #define  STM_ADC_CR2_JEXTSEL_TIM2_TRGO  2
1124 #define  STM_ADC_CR2_JEXTSEL_TIM2_CC1   3
1125 #define  STM_ADC_CR2_JEXTSEL_TIM3_CC4   4
1126 #define  STM_ADC_CR2_JEXTSEL_TIM4_TRGO  5
1127 #define  STM_ADC_CR2_JEXTSEL_TIM4_CC1   6
1128 #define  STM_ADC_CR2_JEXTSEL_TIM4_CC2   7
1129 #define  STM_ADC_CR2_JEXTSEL_TIM4_CC3   8
1130 #define  STM_ADC_CR2_JEXTSEL_TIM10_CC1  9
1131 #define  STM_ADC_CR2_JEXTSEL_TIM7_TRGO  10
1132 #define  STM_ADC_CR2_JEXTSEL_EXTI_15    15
1133 #define  STM_ADC_CR2_JEXTSEL_MASK       15
1134 #define STM_ADC_CR2_ALIGN       11
1135 #define STM_ADC_CR2_EOCS        10
1136 #define STM_ADC_CR2_DDS         9
1137 #define STM_ADC_CR2_DMA         8
1138 #define STM_ADC_CR2_DELS        4
1139 #define  STM_ADC_CR2_DELS_NONE          0
1140 #define  STM_ADC_CR2_DELS_UNTIL_READ    1
1141 #define  STM_ADC_CR2_DELS_7             2
1142 #define  STM_ADC_CR2_DELS_15            3
1143 #define  STM_ADC_CR2_DELS_31            4
1144 #define  STM_ADC_CR2_DELS_63            5
1145 #define  STM_ADC_CR2_DELS_127           6
1146 #define  STM_ADC_CR2_DELS_255           7
1147 #define  STM_ADC_CR2_DELS_MASK          7
1148 #define STM_ADC_CR2_CONT        1
1149 #define STM_ADC_CR2_ADON        0
1150
1151 #define STM_ADC_CCR_TSVREFE     23
1152 #define STM_ADC_CCR_ADCPRE      16
1153 #define  STM_ADC_CCR_ADCPRE_HSI_1       0
1154 #define  STM_ADC_CCR_ADCPRE_HSI_2       1
1155 #define  STM_ADC_CCR_ADCPRE_HSI_4       2
1156 #define  STM_ADC_CCR_ADCPRE_MASK        3
1157
1158 struct stm_temp_cal {
1159         uint16_t        vref;
1160         uint16_t        ts_cal_cold;
1161         uint16_t        reserved;
1162         uint16_t        ts_cal_hot;
1163 };
1164
1165 extern struct stm_temp_cal      stm_temp_cal;
1166
1167 #define stm_temp_cal_cold       25
1168 #define stm_temp_cal_hot        110
1169
1170 #define STM_NUM_I2C     2
1171
1172 #define STM_I2C_INDEX(channel)  ((channel) - 1)
1173
1174 struct stm_i2c {
1175         vuint32_t       cr1;
1176         vuint32_t       cr2;
1177         vuint32_t       oar1;
1178         vuint32_t       oar2;
1179         vuint32_t       dr;
1180         vuint32_t       sr1;
1181         vuint32_t       sr2;
1182         vuint32_t       ccr;
1183         vuint32_t       trise;
1184 };
1185
1186 extern struct stm_i2c stm_i2c1, stm_i2c2;
1187
1188 #define STM_I2C_CR1_SWRST       15
1189 #define STM_I2C_CR1_ALERT       13
1190 #define STM_I2C_CR1_PEC         12
1191 #define STM_I2C_CR1_POS         11
1192 #define STM_I2C_CR1_ACK         10
1193 #define STM_I2C_CR1_STOP        9
1194 #define STM_I2C_CR1_START       8
1195 #define STM_I2C_CR1_NOSTRETCH   7
1196 #define STM_I2C_CR1_ENGC        6
1197 #define STM_I2C_CR1_ENPEC       5
1198 #define STM_I2C_CR1_ENARP       4
1199 #define STM_I2C_CR1_SMBTYPE     3
1200 #define STM_I2C_CR1_SMBUS       1
1201 #define STM_I2C_CR1_PE          0
1202
1203 #define STM_I2C_CR2_LAST        12
1204 #define STM_I2C_CR2_DMAEN       11
1205 #define STM_I2C_CR2_ITBUFEN     10
1206 #define STM_I2C_CR2_ITEVTEN     9
1207 #define STM_I2C_CR2_ITERREN     8
1208 #define STM_I2C_CR2_FREQ        0
1209 #define  STM_I2C_CR2_FREQ_2_MHZ         2
1210 #define  STM_I2C_CR2_FREQ_4_MHZ         4
1211 #define  STM_I2C_CR2_FREQ_8_MHZ         8
1212 #define  STM_I2C_CR2_FREQ_16_MHZ        16
1213 #define  STM_I2C_CR2_FREQ_32_MHZ        32
1214 #define  STM_I2C_CR2_FREQ_MASK          0x3f;
1215
1216 #define STM_I2C_SR1_SMBALERT    15
1217 #define STM_I2C_SR1_TIMEOUT     14
1218 #define STM_I2C_SR1_PECERR      12
1219 #define STM_I2C_SR1_OVR         11
1220 #define STM_I2C_SR1_AF          10
1221 #define STM_I2C_SR1_ARLO        9
1222 #define STM_I2C_SR1_BERR        8
1223 #define STM_I2C_SR1_TXE         7
1224 #define STM_I2C_SR1_RXNE        6
1225 #define STM_I2C_SR1_STOPF       4
1226 #define STM_I2C_SR1_ADD10       3
1227 #define STM_I2C_SR1_BTF         2
1228 #define STM_I2C_SR1_ADDR        1
1229 #define STM_I2C_SR1_SB          0
1230
1231 #define STM_I2C_SR2_PEC         8
1232 #define  STM_I2C_SR2_PEC_MASK   0xff00
1233 #define STM_I2C_SR2_DUALF       7
1234 #define STM_I2C_SR2_SMBHOST     6
1235 #define STM_I2C_SR2_SMBDEFAULT  5
1236 #define STM_I2C_SR2_GENCALL     4
1237 #define STM_I2C_SR2_TRA         2
1238 #define STM_I2C_SR2_BUSY        1
1239 #define STM_I2C_SR2_MSL         0
1240
1241 #define STM_I2C_CCR_FS          15
1242 #define STM_I2C_CCR_DUTY        14
1243 #define STM_I2C_CCR_CCR         0
1244 #define  STM_I2C_CCR_MASK       0x7ff
1245
1246 struct stm_tim234 {
1247         vuint32_t       cr1;
1248         vuint32_t       cr2;
1249         vuint32_t       smcr;
1250         vuint32_t       dier;
1251
1252         vuint32_t       sr;
1253         vuint32_t       egr;
1254         vuint32_t       ccmr1;
1255         vuint32_t       ccmr2;
1256
1257         vuint32_t       ccer;
1258         vuint32_t       cnt;
1259         vuint32_t       psc;
1260         vuint32_t       arr;
1261
1262         uint32_t        reserved_30;
1263         vuint32_t       ccr1;
1264         vuint32_t       ccr2;
1265         vuint32_t       ccr3;
1266
1267         vuint32_t       ccr4;
1268         uint32_t        reserved_44;
1269         vuint32_t       dcr;
1270         vuint32_t       dmar;
1271
1272         uint32_t        reserved_50;
1273 };
1274
1275 extern struct stm_tim234 stm_tim2, stm_tim3, stm_tim4;
1276
1277 #define STM_TIM234_CR1_CKD      8
1278 #define  STM_TIM234_CR1_CKD_1           0
1279 #define  STM_TIM234_CR1_CKD_2           1
1280 #define  STM_TIM234_CR1_CKD_4           2
1281 #define  STM_TIM234_CR1_CKD_MASK        3
1282 #define STM_TIM234_CR1_ARPE     7
1283 #define STM_TIM234_CR1_CMS      5
1284 #define  STM_TIM234_CR1_CMS_EDGE        0
1285 #define  STM_TIM234_CR1_CMS_CENTER_1    1
1286 #define  STM_TIM234_CR1_CMS_CENTER_2    2
1287 #define  STM_TIM234_CR1_CMS_CENTER_3    3
1288 #define  STM_TIM234_CR1_CMS_MASK        3
1289 #define STM_TIM234_CR1_DIR      4
1290 #define STM_TIM234_CR1_OPM      3
1291 #define STM_TIM234_CR1_URS      2
1292 #define STM_TIM234_CR1_UDIS     1
1293 #define STM_TIM234_CR1_CEN      0
1294
1295 #define STM_TIM234_CR2_TI1S     7
1296 #define STM_TIM234_CR2_MMS      4
1297 #define  STM_TIM234_CR2_MMS_RESET               0
1298 #define  STM_TIM234_CR2_MMS_ENABLE              1
1299 #define  STM_TIM234_CR2_MMS_UPDATE              2
1300 #define  STM_TIM234_CR2_MMS_COMPARE_PULSE       3
1301 #define  STM_TIM234_CR2_MMS_COMPARE_OC1REF      4
1302 #define  STM_TIM234_CR2_MMS_COMPARE_OC2REF      5
1303 #define  STM_TIM234_CR2_MMS_COMPARE_OC3REF      6
1304 #define  STM_TIM234_CR2_MMS_COMPARE_OC4REF      7
1305 #define  STM_TIM234_CR2_MMS_MASK                7
1306 #define STM_TIM234_CR2_CCDS     3
1307
1308 #define STM_TIM234_SMCR_ETP     15
1309 #define STM_TIM234_SMCR_ECE     14
1310 #define STM_TIM234_SMCR_ETPS    12
1311 #define  STM_TIM234_SMCR_ETPS_OFF               0
1312 #define  STM_TIM234_SMCR_ETPS_DIV_2             1
1313 #define  STM_TIM234_SMCR_ETPS_DIV_4             2
1314 #define  STM_TIM234_SMCR_ETPS_DIV_8             3
1315 #define  STM_TIM234_SMCR_ETPS_MASK              3
1316 #define STM_TIM234_SMCR_ETF     8
1317 #define  STM_TIM234_SMCR_ETF_NONE               0
1318 #define  STM_TIM234_SMCR_ETF_INT_N_2            1
1319 #define  STM_TIM234_SMCR_ETF_INT_N_4            2
1320 #define  STM_TIM234_SMCR_ETF_INT_N_8            3
1321 #define  STM_TIM234_SMCR_ETF_DTS_2_N_6          4
1322 #define  STM_TIM234_SMCR_ETF_DTS_2_N_8          5
1323 #define  STM_TIM234_SMCR_ETF_DTS_4_N_6          6
1324 #define  STM_TIM234_SMCR_ETF_DTS_4_N_8          7
1325 #define  STM_TIM234_SMCR_ETF_DTS_8_N_6          8
1326 #define  STM_TIM234_SMCR_ETF_DTS_8_N_8          9
1327 #define  STM_TIM234_SMCR_ETF_DTS_16_N_5         10
1328 #define  STM_TIM234_SMCR_ETF_DTS_16_N_6         11
1329 #define  STM_TIM234_SMCR_ETF_DTS_16_N_8         12
1330 #define  STM_TIM234_SMCR_ETF_DTS_32_N_5         13
1331 #define  STM_TIM234_SMCR_ETF_DTS_32_N_6         14
1332 #define  STM_TIM234_SMCR_ETF_DTS_32_N_8         15
1333 #define  STM_TIM234_SMCR_ETF_MASK               15
1334 #define STM_TIM234_SMCR_MSM     7
1335 #define STM_TIM234_SMCR_TS      4
1336 #define  STM_TIM234_SMCR_TS_TR0                 0
1337 #define  STM_TIM234_SMCR_TS_TR1                 1
1338 #define  STM_TIM234_SMCR_TS_TR2                 2
1339 #define  STM_TIM234_SMCR_TS_TR3                 3
1340 #define  STM_TIM234_SMCR_TS_TI1F_ED             4
1341 #define  STM_TIM234_SMCR_TS_TI1FP1              5
1342 #define  STM_TIM234_SMCR_TS_TI2FP2              6
1343 #define  STM_TIM234_SMCR_TS_ETRF                7
1344 #define  STM_TIM234_SMCR_TS_MASK                7
1345 #define STM_TIM234_SMCR_OCCS    3
1346 #define STM_TIM234_SMCR_SMS     0
1347 #define  STM_TIM234_SMCR_SMS_DISABLE            0
1348 #define  STM_TIM234_SMCR_SMS_ENCODER_MODE_1     1
1349 #define  STM_TIM234_SMCR_SMS_ENCODER_MODE_2     2
1350 #define  STM_TIM234_SMCR_SMS_ENCODER_MODE_3     3
1351 #define  STM_TIM234_SMCR_SMS_RESET_MODE         4
1352 #define  STM_TIM234_SMCR_SMS_GATED_MODE         5
1353 #define  STM_TIM234_SMCR_SMS_TRIGGER_MODE       6
1354 #define  STM_TIM234_SMCR_SMS_EXTERNAL_CLOCK     7
1355 #define  STM_TIM234_SMCR_SMS_MASK               7
1356
1357 #define STM_TIM234_SR_CC4OF     12
1358 #define STM_TIM234_SR_CC3OF     11
1359 #define STM_TIM234_SR_CC2OF     10
1360 #define STM_TIM234_SR_CC1OF     9
1361 #define STM_TIM234_SR_TIF       6
1362 #define STM_TIM234_SR_CC4IF     4
1363 #define STM_TIM234_SR_CC3IF     3
1364 #define STM_TIM234_SR_CC2IF     2
1365 #define STM_TIM234_SR_CC1IF     1
1366 #define STM_TIM234_SR_UIF       0
1367
1368 #define STM_TIM234_CCMR1_OC2CE  15
1369 #define STM_TIM234_CCMR1_OC2M   12
1370 #define  STM_TIM234_CCMR1_OC2M_FROZEN                   0
1371 #define  STM_TIM234_CCMR1_OC2M_SET_HIGH_ON_MATCH        1
1372 #define  STM_TIM234_CCMR1_OC2M_SET_LOW_ON_MATCH         2
1373 #define  STM_TIM234_CCMR1_OC2M_TOGGLE                   3
1374 #define  STM_TIM234_CCMR1_OC2M_FORCE_LOW                4
1375 #define  STM_TIM234_CCMR1_OC2M_FORCE_HIGH               5
1376 #define  STM_TIM234_CCMR1_OC2M_PWM_MODE_1               6
1377 #define  STM_TIM234_CCMR1_OC2M_PWM_MODE_2               7
1378 #define  STM_TIM234_CCMR1_OC2M_MASK                     7
1379 #define STM_TIM234_CCMR1_OC2PE  11
1380 #define STM_TIM234_CCMR1_OC2FE  10
1381 #define STM_TIM234_CCMR1_CC2S   8
1382 #define  STM_TIM234_CCMR1_CC2S_OUTPUT                   0
1383 #define  STM_TIM234_CCMR1_CC2S_INPUT_TI2                1
1384 #define  STM_TIM234_CCMR1_CC2S_INPUT_TI1                2
1385 #define  STM_TIM234_CCMR1_CC2S_INPUT_TRC                3
1386 #define  STM_TIM234_CCMR1_CC2S_MASK                     3
1387
1388 #define STM_TIM234_CCMR1_OC1CE  7
1389 #define STM_TIM234_CCMR1_OC1M   4
1390 #define  STM_TIM234_CCMR1_OC1M_FROZEN                   0
1391 #define  STM_TIM234_CCMR1_OC1M_SET_HIGH_ON_MATCH        1
1392 #define  STM_TIM234_CCMR1_OC1M_SET_LOW_ON_MATCH         2
1393 #define  STM_TIM234_CCMR1_OC1M_TOGGLE                   3
1394 #define  STM_TIM234_CCMR1_OC1M_FORCE_LOW                4
1395 #define  STM_TIM234_CCMR1_OC1M_FORCE_HIGH               5
1396 #define  STM_TIM234_CCMR1_OC1M_PWM_MODE_1               6
1397 #define  STM_TIM234_CCMR1_OC1M_PWM_MODE_2               7
1398 #define  STM_TIM234_CCMR1_OC1M_MASK                     7
1399 #define STM_TIM234_CCMR1_OC1PE  11
1400 #define STM_TIM234_CCMR1_OC1FE  2
1401 #define STM_TIM234_CCMR1_CC1S   0
1402 #define  STM_TIM234_CCMR1_CC1S_OUTPUT                   0
1403 #define  STM_TIM234_CCMR1_CC1S_INPUT_TI1                1
1404 #define  STM_TIM234_CCMR1_CC1S_INPUT_TI2                2
1405 #define  STM_TIM234_CCMR1_CC1S_INPUT_TRC                3
1406 #define  STM_TIM234_CCMR1_CC1S_MASK                     3
1407
1408 #define STM_TIM234_CCMR2_OC2CE  15
1409 #define STM_TIM234_CCMR2_OC4M   12
1410 #define  STM_TIM234_CCMR2_OC4M_FROZEN                   0
1411 #define  STM_TIM234_CCMR2_OC4M_SET_HIGH_ON_MATCH        1
1412 #define  STM_TIM234_CCMR2_OC4M_SET_LOW_ON_MATCH         2
1413 #define  STM_TIM234_CCMR2_OC4M_TOGGLE                   3
1414 #define  STM_TIM234_CCMR2_OC4M_FORCE_LOW                4
1415 #define  STM_TIM234_CCMR2_OC4M_FORCE_HIGH               5
1416 #define  STM_TIM234_CCMR2_OC4M_PWM_MODE_1               6
1417 #define  STM_TIM234_CCMR2_OC4M_PWM_MODE_2               7
1418 #define  STM_TIM234_CCMR2_OC4M_MASK                     7
1419 #define STM_TIM234_CCMR2_OC4PE  11
1420 #define STM_TIM234_CCMR2_OC4FE  10
1421 #define STM_TIM234_CCMR2_CC4S   8
1422 #define  STM_TIM234_CCMR2_CC4S_OUTPUT                   0
1423 #define  STM_TIM234_CCMR2_CC4S_INPUT_TI4                1
1424 #define  STM_TIM234_CCMR2_CC4S_INPUT_TI3                2
1425 #define  STM_TIM234_CCMR2_CC4S_INPUT_TRC                3
1426 #define  STM_TIM234_CCMR2_CC4S_MASK                     3
1427
1428 #define STM_TIM234_CCMR2_OC3CE  7
1429 #define STM_TIM234_CCMR2_OC3M   4
1430 #define  STM_TIM234_CCMR2_OC3M_FROZEN                   0
1431 #define  STM_TIM234_CCMR2_OC3M_SET_HIGH_ON_MATCH        1
1432 #define  STM_TIM234_CCMR2_OC3M_SET_LOW_ON_MATCH         2
1433 #define  STM_TIM234_CCMR2_OC3M_TOGGLE                   3
1434 #define  STM_TIM234_CCMR2_OC3M_FORCE_LOW                4
1435 #define  STM_TIM234_CCMR2_OC3M_FORCE_HIGH               5
1436 #define  STM_TIM234_CCMR2_OC3M_PWM_MODE_1               6
1437 #define  STM_TIM234_CCMR2_OC3M_PWM_MODE_2               7
1438 #define  STM_TIM234_CCMR2_OC3M_MASK                     7
1439 #define STM_TIM234_CCMR2_OC3PE  11
1440 #define STM_TIM234_CCMR2_OC3FE  2
1441 #define STM_TIM234_CCMR2_CC3S   0
1442 #define  STM_TIM234_CCMR2_CC3S_OUTPUT                   0
1443 #define  STM_TIM234_CCMR2_CC3S_INPUT_TI3                1
1444 #define  STM_TIM234_CCMR2_CC3S_INPUT_TI4                2
1445 #define  STM_TIM234_CCMR2_CC3S_INPUT_TRC                3
1446 #define  STM_TIM234_CCMR2_CC3S_MASK                     3
1447
1448 #define STM_TIM234_CCER_CC4NP   15
1449 #define STM_TIM234_CCER_CC4P    13
1450 #define STM_TIM234_CCER_CC4E    12
1451 #define STM_TIM234_CCER_CC3NP   11
1452 #define STM_TIM234_CCER_CC3P    9
1453 #define STM_TIM234_CCER_CC3E    8
1454 #define STM_TIM234_CCER_CC2NP   7
1455 #define STM_TIM234_CCER_CC2P    5
1456 #define STM_TIM234_CCER_CC2E    4
1457 #define STM_TIM234_CCER_CC1NP   3
1458 #define STM_TIM234_CCER_CC1P    1
1459 #define STM_TIM234_CCER_CC1E    0
1460
1461 #endif /* _STM32L_H_ */