timing fix, delays the ethernet flow control by a cycle to get it across the chip...
[debian/gnuradio] / usrp2 / fpga / eth / rtl /
drwxr-xr-x   ..
drwxr-xr-x - verilog