* support/regression/collate-results.py: fixed output in case of a valdiag error
[fw/sdcc] / sim /
drwxr-xr-x   ..
-rw-r--r-- 61 README
drwxr-xr-x - ucsim