Add RISC-V support.