Cortex A/R : Allow interrupt disable during single-step