Avoid cache invalidation when writing to hardware debug registers