target: MMU-aware init for memory read/write