From db9f4216972d6a0a39e16f012a3a1e24c61e11fa Mon Sep 17 00:00:00 2001 From: Bdale Garbee Date: Fri, 1 Apr 2022 22:14:06 -0600 Subject: [PATCH] symbol for chip we may use on Em v3 --- symbols/nxp/lpc11u2x_bga.sym | 342 +++++++++++++++++++++++++++++++++++ 1 file changed, 342 insertions(+) create mode 100644 symbols/nxp/lpc11u2x_bga.sym diff --git a/symbols/nxp/lpc11u2x_bga.sym b/symbols/nxp/lpc11u2x_bga.sym new file mode 100644 index 0000000..1c8d9b9 --- /dev/null +++ b/symbols/nxp/lpc11u2x_bga.sym @@ -0,0 +1,342 @@ +v 20211219 2 +B 400 0 5800 9800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 +P 6600 9400 6200 9400 1 0 0 +{ +T 6145 9395 5 10 1 1 0 6 1 +pinlabel=\_reset\_/pio0_0 +T 6295 9445 5 10 1 1 0 0 1 +pinnumber=c1 +} +P 6600 9000 6200 9000 1 0 0 +{ +T 6145 9095 5 10 1 1 0 6 1 +pinlabel=clkout/ct32b0_mat2/usb_ftoggle/pio0_1 +T 6295 9045 5 10 1 1 0 0 1 +pinnumber=c2 +} +P 6600 8600 6200 8600 1 0 0 +{ +T 6145 8595 5 10 1 1 0 6 1 +pinlabel=ssel0/ct16b0_cap0/pio0_2 +T 6295 8645 5 10 1 1 0 0 1 +pinnumber=f1 +} +P 6600 8200 6200 8200 1 0 0 +{ +T 6145 8195 5 10 1 1 0 6 1 +pinlabel=usb_vbus/pio0_3 +T 6295 8245 5 10 1 1 0 0 1 +pinnumber=h2 +} +P 6600 7800 6200 7800 1 0 0 +{ +T 6145 7795 5 10 1 1 0 6 1 +pinlabel=scl/pio0_4 +T 6295 7845 5 10 1 1 0 0 1 +pinnumber=g3 +} +P 6600 7400 6200 7400 1 0 0 +{ +T 6145 7395 5 10 1 1 0 6 1 +pinlabel=sda/pio0_5 +T 6295 7445 5 10 1 1 0 0 1 +pinnumber=h3 +} +P 6600 7000 6200 7000 1 0 0 +{ +T 6145 6995 5 10 1 1 0 6 1 +pinlabel=\_usb_connect\_/sck0/pio0_6 +T 6295 7045 5 10 1 1 0 0 1 +pinnumber=h6 +} +P 6600 6600 6200 6600 1 0 0 +{ +T 6145 6595 5 10 1 1 0 6 1 +pinlabel=\_cts\_/pio0_7 +T 6295 6645 5 10 1 1 0 0 1 +pinnumber=g7 +} +P 6600 6200 6200 6200 1 0 0 +{ +T 6145 6195 5 10 1 1 0 6 1 +pinlabel=miso0/ct16b0_mat0/pio0_8 +T 6295 6245 5 10 1 1 0 0 1 +pinnumber=f8 +} +P 6600 5800 6200 5800 1 0 0 +{ +T 6145 5795 5 10 1 1 0 6 1 +pinlabel=mosi0/ct16b0_mat1/pio0_9 +T 6295 5845 5 10 1 1 0 0 1 +pinnumber=f7 +} +P 6600 5400 6200 5400 1 0 0 +{ +T 6145 5395 5 10 1 1 0 6 1 +pinlabel=swclk/sck0/ct16b0_mat2/pio0_10 +T 6295 5445 5 10 1 1 0 0 1 +pinnumber=e7 +} +P 6600 5000 6200 5000 1 0 0 +{ +T 6145 4995 5 10 1 1 0 6 1 +pinlabel=tdi/ad0/ct32b0_mat3/pio0_11 +T 6295 5045 5 10 1 1 0 0 1 +pinnumber=d8 +} +P 6600 4600 6200 4600 1 0 0 +{ +T 6145 4595 5 10 1 1 0 6 1 +pinlabel=tms/ad1/ct32b1_cap0/pio0_12 +T 6295 4645 5 10 1 1 0 0 1 +pinnumber=c7 +} +P 6600 4200 6200 4200 1 0 0 +{ +T 6145 4195 5 10 1 1 0 6 1 +pinlabel=td0/ad2/ct32b1_mat0/pio0_13 +T 6295 4245 5 10 1 1 0 0 1 +pinnumber=c8 +} +P 6600 3800 6200 3800 1 0 0 +{ +T 6145 3795 5 10 1 1 0 6 1 +pinlabel=\_trst\_/ad3/ct32b1_mat1/pio0_14 +T 6295 3845 5 10 1 1 0 0 1 +pinnumber=b7 +} +P 6600 3400 6200 3400 1 0 0 +{ +T 6145 3395 5 10 1 1 0 6 1 +pinlabel=swdio/ad4/ct32b1_mat3/pio0_15 +T 6295 3445 5 10 1 1 0 0 1 +pinnumber=b6 +} +P 6600 2600 6200 2600 1 0 0 +{ +T 6145 2595 5 10 1 1 0 6 1 +pinlabel=\_rts\_/ct32b0_cap0/sclk/pio0_17 +T 6295 2645 5 10 1 1 0 0 1 +pinnumber=a3 +} +P 6600 2200 6200 2200 1 0 0 +{ +T 6145 2195 5 10 1 1 0 6 1 +pinlabel=rxd/ct32b0_mat0/pio0_18 +T 6295 2245 5 10 1 1 0 0 1 +pinnumber=b3 +} +P 6600 1800 6200 1800 1 0 0 +{ +T 6145 1795 5 10 1 1 0 6 1 +pinlabel=txd/ct32b0_mat1/pio0_19 +T 6295 1845 5 10 1 1 0 0 1 +pinnumber=b2 +} +P 6600 1400 6200 1400 1 0 0 +{ +T 6145 1395 5 10 1 1 0 6 1 +pinlabel=ct16b1_cap0/pio0_20 +T 6295 1445 5 10 1 1 0 0 1 +pinnumber=f2 +} +P 6600 1000 6200 1000 1 0 0 +{ +T 6145 995 5 10 1 1 0 6 1 +pinlabel=ct16b1_mat0/mosi1/pio0_21 +T 6295 1045 5 10 1 1 0 0 1 +pinnumber=g4 +} +P 6600 600 6200 600 1 0 0 +{ +T 6145 595 5 10 1 1 0 6 1 +pinlabel=ad6/ct16b1_mat1/miso1/pio0_22 +T 6295 645 5 10 1 1 0 0 1 +pinnumber=e8 +} +P 6600 200 6200 200 1 0 0 +{ +T 6145 195 5 10 1 1 0 6 1 +pinlabel=ad7/pio0_23 +T 6295 245 5 10 1 1 0 0 1 +pinnumber=a5 +} +P 0 7400 400 7400 1 0 0 +{ +T 455 7395 5 10 1 1 0 0 1 +pinlabel=pio1_15/\_dcd\_/ct16b0_mat2/sck1 +T 305 7445 5 10 1 1 0 6 1 +pinnumber=a4 +} +P 0 6600 400 6600 1 0 0 +{ +T 455 6595 5 10 1 1 0 0 1 +pinlabel=pio1_19/\_dtr\_/ssel1 +T 305 6645 5 10 1 1 0 6 1 +pinnumber=b1 +} +P 0 1000 400 1000 1 0 0 +{ +T 455 995 5 10 1 1 0 0 1 +pinlabel=Vdd +T 305 1045 5 10 1 1 0 6 1 +pinnumber=e2 +} +P 0 1400 400 1400 1 0 0 +{ +T 455 1395 5 10 1 1 0 0 1 +pinlabel=Vdd +T 305 1445 5 10 1 1 0 6 1 +pinnumber=b4 +} +P 0 9000 400 9000 1 0 0 +{ +T 455 8995 5 10 1 1 0 0 1 +pinlabel=xtalout +T 305 9045 5 10 1 1 0 6 1 +pinnumber=e1 +} +P 0 9400 400 9400 1 0 0 +{ +T 455 9395 5 10 1 1 0 0 1 +pinlabel=xtalin +T 305 9445 5 10 1 1 0 6 1 +pinnumber=d1 +} +P 0 1800 400 1800 1 0 0 +{ +T 455 1795 5 10 1 1 0 0 1 +pinlabel=usb_dp +T 305 1845 5 10 1 1 0 6 1 +pinnumber=h5 +} +P 0 2200 400 2200 1 0 0 +{ +T 455 2195 5 10 1 1 0 0 1 +pinlabel=usb_dm +T 305 2245 5 10 1 1 0 6 1 +pinnumber=g5 +} +P 6600 3000 6200 3000 1 0 0 +{ +T 6145 2995 5 10 1 1 0 6 1 +pinlabel=ad5/ct32b1_mat3/wakeup/pio0_16 +T 6295 3045 5 10 1 1 0 0 1 +pinnumber=a6 +} +T 395 10200 8 10 0 0 0 0 1 +footprint=sot1155-2 +T 395 9900 8 10 1 1 0 0 1 +refdes=U? +P 0 8600 400 8600 1 0 0 +{ +T 455 8595 5 10 1 1 0 0 1 +pinlabel=pio1_5/ct32b1_cap1 +T 305 8645 5 10 1 1 0 6 1 +pinnumber=h8 +} +P 0 8200 400 8200 1 0 0 +{ +T 455 8195 5 10 1 1 0 0 1 +pinlabel=pio1_13/\_dtr\_/ct16b0_mat0/txd +T 305 8245 5 10 1 1 0 6 1 +pinnumber=b8 +} +P 0 7800 400 7800 1 0 0 +{ +T 455 7795 5 10 1 1 0 0 1 +pinlabel=pio1_14/\_dsr\_/ct16b0_mat1/rxd +T 305 7845 5 10 1 1 0 6 1 +pinnumber=a8 +} +P 0 7000 400 7000 1 0 0 +{ +T 455 6995 5 10 1 1 0 0 1 +pinlabel=pio1_16/\_ri\_/ct16b0_cap0 +T 305 7045 5 10 1 1 0 6 1 +pinnumber=a2 +} +P 0 6200 400 6200 1 0 0 +{ +T 455 6195 5 10 1 1 0 0 1 +pinlabel=pio1_20/\_dsr\_/sck1 +T 305 6245 5 10 1 1 0 6 1 +pinnumber=h1 +} +P 0 5800 400 5800 1 0 0 +{ +T 455 5795 5 10 1 1 0 0 1 +pinlabel=pio1_21/\_dcd\_/miso1 +T 305 5845 5 10 1 1 0 6 1 +pinnumber=g8 +} +P 0 5400 400 5400 1 0 0 +{ +T 455 5395 5 10 1 1 0 0 1 +pinlabel=pio1_22/\_ri\_/mosi1 +T 305 5445 5 10 1 1 0 6 1 +pinnumber=a7 +} +P 0 5000 400 5000 1 0 0 +{ +T 455 4995 5 10 1 1 0 0 1 +pinlabel=pio1_32/ct16b1_mat1/ssel1 +T 305 5045 5 10 1 1 0 6 1 +pinnumber=h4 +} +P 0 4600 400 4600 1 0 0 +{ +T 455 4595 5 10 1 1 0 0 1 +pinlabel=pio1_24/ct32b0_mat0 +T 305 4645 5 10 1 1 0 6 1 +pinnumber=g6 +} +P 0 4200 400 4200 1 0 0 +{ +T 455 4195 5 10 1 1 0 0 1 +pinlabel=pio1_25/ct32b0_mat1 +T 305 4245 5 10 1 1 0 6 1 +pinnumber=a1 +} +P 0 3800 400 3800 1 0 0 +{ +T 455 3745 5 10 1 1 0 0 1 +pinlabel=pio1_26/ct32b0_mat2/rxd +T 305 3845 5 10 1 1 0 6 1 +pinnumber=g2 +} +P 0 3400 400 3400 1 0 0 +{ +T 455 3395 5 10 1 1 0 0 1 +pinlabel=pio1_27/ct32b0_mat3/txd +T 305 3445 5 10 1 1 0 6 1 +pinnumber=g1 +} +P 0 3000 400 3000 1 0 0 +{ +T 455 2995 5 10 1 1 0 0 1 +pinlabel=pio1_28/ct32b0_cap0/sclk +T 305 3045 5 10 1 1 0 6 1 +pinnumber=h7 +} +P 0 2600 400 2600 1 0 0 +{ +T 455 2595 5 10 1 1 0 0 1 +pinlabel=pio1_29/ct32b0_cap1 +T 305 2645 5 10 1 1 0 6 1 +pinnumber=d7 +} +P 0 600 400 600 1 0 0 +{ +T 455 595 5 10 1 1 0 0 1 +pinlabel=GND +T 305 645 5 10 1 1 0 6 1 +pinnumber=b5 +} +P 0 200 400 200 1 0 0 +{ +T 455 195 5 10 1 1 0 0 1 +pinlabel=GND +T 305 245 5 10 1 1 0 6 1 +pinnumber=d2 +} -- 2.30.2