]> git.gag.com Git - fw/openocd/history - tcl/target/c100regs.tcl
zy1000: reconfigure FPGA upon reset instead of just the CPU
[fw/openocd] / tcl / target / c100regs.tcl
2009-09-21 dbrownellRemove annoying end-of-line whitespace from tcl/* files
2009-09-10 oharboemichal smulski <michal.smulski@ooma.com> telo target...