icepick.cfg: add cancel reset bit to TAP register writes

The Agama family of devices (CC26x2/CC13x2) required an
additional bit to be set when adding the core's TAP into
the scan chain. The cancel reset bit 0x10000 tells the
ICEPick to take the bus out of reset so that the other
bits will take effect. This bit is a NOP on other devices
and ICEPicks, so the change shouldn't adversely affect
other devices.

Change-Id: I9245eef0936ea7eea28ae84ab5e8ce05fa63af40
Signed-off-by: Edward Fewell <efewell@ti.com>
Reviewed-on: http://openocd.zylin.com/4789
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>

diff --git a/tcl/target/icepick.cfg b/tcl/target/icepick.cfg
index 0f160bb1073c2342391c3ba5cd9c373b8ad83730..a945bea8a155e324487dc8aaa8df7142bb3b962f 100644 (file)
--- a/tcl/target/icepick.cfg
+++ b/tcl/target/icepick.cfg
@@ -90,18 +90,18 @@ proc icepick_c_tapenable {jrc port} {
        # And never to enter RESET, which will disable the TAPs.
 
        # first enable power and clock for TAP
-       icepick_c_router $jrc 1 0x2 $port 0x100048
+       icepick_c_router $jrc 1 0x2 $port 0x110048
 
        # TRM states that the register should be read back here, skipped for now
 
        # enable debug "default" mode
-       icepick_c_router $jrc 1 0x2 $port 0x102048
+       icepick_c_router $jrc 1 0x2 $port 0x112048
 
        # TRM states that debug enable and debug mode should be read back and
        # confirmed - skipped for now
 
        # Finally select the tap
-       icepick_c_router $jrc 1 0x2 $port 0x102148
+       icepick_c_router $jrc 1 0x2 $port 0x112148
 
        # Enter the bypass state
        irscan $jrc [CONST IR_BYPASS] -endstate RUN/IDLE