summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
7ca76b7)
Signed-off-by: Keith Packard <keithp@keithp.com>
PROJECT=telegps
# intentionally want to rebuild drc and bom on every invocation
PROJECT=telegps
# intentionally want to rebuild drc and bom on every invocation
-all: drc pcb partslist partslist.csv partslist.dk
+all: drc pcb partslist partslist.csv partslist.dk zip
drc: $(PROJECT).sch Makefile
-gnetlist -g drc2 $(PROJECT).sch -o $(PROJECT).drc
drc: $(PROJECT).sch Makefile
-gnetlist -g drc2 $(PROJECT).sch -o $(PROJECT).drc
$(PROJECT).xy: $(PROJECT).pcb
pcb -x bom $(PROJECT).pcb
$(PROJECT).xy: $(PROJECT).pcb
pcb -x bom $(PROJECT).pcb
+GERB_FILES=*.cmp *.crc *.drd *.fab *.ly* *.oln *.plc *.pls *.sol *.stc *.sts
+
$(PROJECT).gerb: $(PROJECT).pcb
$(PROJECT).gerb: $(PROJECT).pcb
- rm -f *.gbr *.cnc
- pcb -x gerber $(PROJECT).pcb
+ rm -f $(GERB_FILES)
+ pcb -x gerber --name-style eagle $(PROJECT).pcb
touch $@
zip: $(PROJECT).zip
$(PROJECT).zip: $(PROJECT).gerb $(PROJECT).xy
rm -f $(PROJECT).zip
touch $@
zip: $(PROJECT).zip
$(PROJECT).zip: $(PROJECT).gerb $(PROJECT).xy
rm -f $(PROJECT).zip
- zip $(PROJECT).zip *.gbr *.cnc *.xy
+ zip $(PROJECT).zip $(GERB_FILES)
- rm -f *.bom *.drc *.log *~ $(PROJECT).ps *.gbr $(PROJECT).gerb *.cnc *bak* *- *.zip
- rm -f *.net *.xy *.cmd *.png partslist partslist.csv
+ rm -f *.bom *.drc *.log *~ $(PROJECT).ps $(GERB_FILES) $(PROJECT).gerb *bak* *- *.zip
+ rm -f *.net *.cmd *.png partslist partslist.csv
rm -f *.partslist *.new.pcb *.unsorted $(PROJECT).xls
rm -f *.partslist *.new.pcb *.unsorted $(PROJECT).xls
PCB["TeleGPS" 2500.00mil 1000.00mil]
Grid[100.000000 0.0000 0.0000 0]
PCB["TeleGPS" 2500.00mil 1000.00mil]
Grid[100.000000 0.0000 0.0000 0]
-Cursor[115.72mil 0.8524mm 0.000000]
+Cursor[180.00mil 1000.00mil 0.000000]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[5.00mil 10.00mil 5.00mil 5.00mil 13.00mil 6.50mil]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[5.00mil 10.00mil 5.00mil 5.00mil 13.00mil 6.50mil]
-Flags("showdrc,nameonpcb,clearnew,showmask")
+Flags("showdrc,nameonpcb,clearnew")
Groups("1,c:2:3:4,s:5")
Styles["Signal,10.00mil,30.00mil,15.00mil,10.00mil:Power,25.00mil,60.00mil,35.00mil,10.00mil:Fat,40.00mil,240.00mil,236.00mil,10.00mil:Skinny,6.00mil,24.02mil,11.81mil,6.00mil"]
Groups("1,c:2:3:4,s:5")
Styles["Signal,10.00mil,30.00mil,15.00mil,10.00mil:Power,25.00mil,60.00mil,35.00mil,10.00mil:Fat,40.00mil,240.00mil,236.00mil,10.00mil:Skinny,6.00mil,24.02mil,11.81mil,6.00mil"]
Text[630.00mil 622.00mil 0 100 "Copyright ` 2012" "clearline,onsolder"]
Text[630.00mil 377.00mil 0 100 "Licensed under the TAPR OHL (www.tapr.org/OHL)" "clearline,onsolder"]
Text[273.00mil 320.00mil 0 100 "AltusMetrum" "clearline,onsolder"]
Text[630.00mil 622.00mil 0 100 "Copyright ` 2012" "clearline,onsolder"]
Text[630.00mil 377.00mil 0 100 "Licensed under the TAPR OHL (www.tapr.org/OHL)" "clearline,onsolder"]
Text[273.00mil 320.00mil 0 100 "AltusMetrum" "clearline,onsolder"]
+ Text[630.00mil 496.00mil 0 100 "Keith Packard and Bdale Garbee" "clearline,onsolder"]
Polygon("clearpoly")
(
[482.00mil 996.00mil] [973.00mil 996.00mil] [973.00mil 881.00mil] [482.00mil 881.00mil]
Polygon("clearpoly")
(
[482.00mil 996.00mil] [973.00mil 996.00mil] [973.00mil 881.00mil] [482.00mil 881.00mil]