summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
cdbeaf2)
Signed-off-by: Keith Packard <keithp@keithp.com>
PCB["TeleLco" 450000 375000]
Grid[100.0 0 0 0]
PCB["TeleLco" 450000 375000]
Grid[100.0 0 0 0]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[500 1000 500 500 1500 650]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[500 1000 500 500 1500 650]
Via[191600 105100 3000 2000 0 1500 "" ""]
Via[69655 152188 3000 2000 0 1500 "" ""]
Via[81055 152188 3000 2000 0 1500 "" ""]
Via[191600 105100 3000 2000 0 1500 "" ""]
Via[69655 152188 3000 2000 0 1500 "" ""]
Via[81055 152188 3000 2000 0 1500 "" ""]
-Via[2155 119188 3000 2000 0 1500 "" "thermal(1X)"]
-Via[12155 119288 3000 2000 0 1500 "" "thermal(1X)"]
-Via[12155 139288 3000 2000 0 1500 "" "thermal(1X)"]
-Via[2155 139188 3000 2000 0 1500 "" "thermal(1X)"]
+Via[2155 119188 3000 2000 0 1500 "" "thermal(1S)"]
+Via[12155 119288 3000 2000 0 1500 "" "selected,thermal(1S)"]
+Via[12155 139288 3000 2000 0 1500 "" "thermal(1S)"]
+Via[2155 139188 3000 2000 0 1500 "" "thermal(1S)"]
Via[48855 144288 3000 2000 0 1500 "" ""]
Via[39255 141188 3000 2000 0 1500 "" "thermal(1S)"]
Via[50055 113788 3000 2000 0 1500 "" "thermal(1S)"]
Via[48855 144288 3000 2000 0 1500 "" ""]
Via[39255 141188 3000 2000 0 1500 "" "thermal(1S)"]
Via[50055 113788 3000 2000 0 1500 "" "thermal(1S)"]
Line[413300 290000 415300 290000 2500 2000 "clearline"]
Line[418242 300058 413300 305000 1000 2000 "clearline"]
Line[432000 300058 418242 300058 1000 2000 "clearline"]
Line[413300 290000 415300 290000 2500 2000 "clearline"]
Line[418242 300058 413300 305000 1000 2000 "clearline"]
Line[432000 300058 418242 300058 1000 2000 "clearline"]
- Line[184300 18000 184100 17800 1000 2000 "clearline"]
- Line[184200 17800 183300 17800 1000 2000 "clearline"]
Line[134500 131200 134400 131300 1000 2000 "clearline"]
Line[168690 131200 134500 131200 1000 2000 "clearline"]
Line[132853 122900 124953 115000 1000 2000 "clearline"]
Line[134500 131200 134400 131300 1000 2000 "clearline"]
Line[168690 131200 134500 131200 1000 2000 "clearline"]
Line[132853 122900 124953 115000 1000 2000 "clearline"]
Line[191200 67200 175100 51100 1000 2000 "clearline"]
Line[174200 53800 167900 53800 1000 2000 "clearline"]
Line[167900 53800 139400 82300 1000 2000 "clearline"]
Line[191200 67200 175100 51100 1000 2000 "clearline"]
Line[174200 53800 167900 53800 1000 2000 "clearline"]
Line[167900 53800 139400 82300 1000 2000 "clearline"]
- Line[120068 12568 120000 12500 1000 2000 "clearline"]
Line[192100 105100 191700 105500 1000 2000 "clearline"]
Line[213000 105100 192100 105100 1000 2000 "clearline"]
Line[188364 113427 188364 99636 1000 2000 "clearline"]
Line[192100 105100 191700 105500 1000 2000 "clearline"]
Line[213000 105100 192100 105100 1000 2000 "clearline"]
Line[188364 113427 188364 99636 1000 2000 "clearline"]