Add pull-ups on the rotary switches

[hw/telefirefour] / telefire.sch

diff --git a/telefire.sch b/telefire.sch
index 16a8975ee06b21eef901782eece09b7412a4e05a..a11a40646074438ffe92c7aba94ec066b7175681 100644 (file)
--- a/telefire.sch
+++ b/telefire.sch
@@ -1,26 +1,26 @@
 v 20110115 2
 C 40000 40000 0 0 0 EMBEDDEDtitle-C-keithp.sym
 [
-T 43200 41100 5 10 0 0 0 0 1
+T 31100 40800 5 10 0 0 0 0 1
 graphical=1
-T 54500 40400 15 8 1 0 0 0 1
-FILE:
-T 59500 40400 15 8 1 0 0 0 1
-REVISION:
-T 57400 40400 15 8 1 0 0 0 1
-PAGE
-T 58200 40400 15 8 1 0 0 0 1
-OF
-B 54400 40000 7600 2700 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-L 54400 40600 62000 40600 15 0 0 0 -1 -1
-T 54500 40100 15 10 1 0 0 0 1
-Project URL:
+B 30000 40000 32000 27000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+L 54400 41400 62000 41400 15 0 0 0 -1 -1
 T 54900 40800 9 10 1 0 0 0 2
                 Copyright 2012 by Keith Packard <keithp@keithp.com>
 Licensed under the TAPR Open Hardware License, http://www.tapr.org/OHL
-L 54400 41400 62000 41400 15 0 0 0 -1 -1
-B 30000 40000 32000 27000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 31100 40800 5 10 0 0 0 0 1
+T 54500 40100 15 10 1 0 0 0 1
+Project URL:
+L 54400 40600 62000 40600 15 0 0 0 -1 -1
+B 54400 40000 7600 2700 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 58200 40400 15 8 1 0 0 0 1
+OF
+T 57400 40400 15 8 1 0 0 0 1
+PAGE
+T 59500 40400 15 8 1 0 0 0 1
+REVISION:
+T 54500 40400 15 8 1 0 0 0 1
+FILE:
+T 43200 41100 5 10 0 0 0 0 1
 graphical=1
 ]
 C 45600 54500 1 0 0 gnd.sym
@@ -1055,48 +1055,28 @@ footprint=SO16
 T 42620 60095 5 10 0 1 0 0 1
 device=IC
 }
-C 41725 62250 1 0 1 A6R-102R.sym
+C 41200 62300 1 0 1 A6R-102R.sym
 {
-T 40930 63775 5 10 1 1 0 6 1
+T 40405 63825 5 10 1 1 0 6 1
 refdes=S1
-T 41255 62348 5 10 1 1 0 6 1
+T 40730 62398 5 10 1 1 0 6 1
 value=A6R-102R
-T 37225 82850 5 10 0 1 0 6 1
+T 36700 82900 5 10 0 1 0 6 1
 footprint=DIP6
 }
-C 41725 60050 1 0 1 A6R-102R.sym
+C 41200 60100 1 0 1 A6R-102R.sym
 {
-T 40930 61575 5 10 1 1 0 6 1
+T 40405 61625 5 10 1 1 0 6 1
 refdes=S2
-T 41255 60148 5 10 1 1 0 6 1
+T 40730 60198 5 10 1 1 0 6 1
 value=A6R-102R
-T 37225 80650 5 10 0 1 0 6 1
+T 36700 80700 5 10 0 1 0 6 1
 footprint=DIP6
 }
-N 41725 63850 42625 63850 4
-N 42625 63850 42625 63550 4
-N 42625 62350 41725 62350 4
-N 41725 62350 41725 62650 4
-N 42625 62750 42025 62750 4
-N 42025 62750 42025 63050 4
-N 42025 63050 41725 63050 4
-N 42625 63150 42325 63150 4
-N 42325 63150 42325 63450 4
-N 42325 63450 41725 63450 4
-N 42625 61950 41725 61950 4
-N 41725 61950 41725 61650 4
-N 41725 60450 42625 60450 4
-N 42625 60450 42625 60750 4
-N 41725 60850 42325 60850 4
-N 42325 60850 42325 61150 4
-N 42325 61150 42625 61150 4
-N 42625 61550 42025 61550 4
-N 42025 61550 42025 61250 4
-N 42025 61250 41725 61250 4
-N 39925 63450 39925 63050 4
-N 39925 61250 39925 60850 4
-C 39825 62750 1 0 0 gnd.sym
-C 39825 60550 1 0 0 gnd.sym
+N 39400 63500 39400 63100 4
+N 39400 60900 39400 61300 4
+C 39300 62800 1 0 0 gnd.sym
+C 39300 60625 1 0 0 gnd.sym
 C 43975 59800 1 0 0 gnd.sym
 C 43825 64650 1 0 0 3.3V-plus.sym
 N 45525 63150 46425 63150 4
@@ -2090,3 +2070,129 @@ refdes=J3
 T 45695 45705 5 10 0 1 180 0 1
 footprint=ZX62-B-5PA
 }
+N 42100 60500 42100 64200 4
+C 41900 64200 1 0 0 3.3V-plus.sym
+N 41200 63900 41200 63675 4
+N 41200 63675 42625 63675 4
+N 42625 63675 42625 63550 4
+N 41200 63500 41200 63250 4
+N 41200 63250 42625 63250 4
+N 42625 63250 42625 63150 4
+N 41200 63100 41200 62900 4
+N 41200 62900 42625 62900 4
+N 42625 62900 42625 62750 4
+N 41200 62700 41200 62500 4
+N 41200 62500 42625 62500 4
+N 42625 62500 42625 62350 4
+N 42625 61950 41200 61950 4
+N 41200 61950 41200 61700 4
+N 42625 61550 41200 61550 4
+N 41200 61550 41200 61300 4
+N 42625 61150 41200 61150 4
+N 41200 61150 41200 60900 4
+N 42625 60750 41200 60750 4
+N 41200 60750 41200 60500 4
+C 41200 63800 1 0 0 74x.sym
+{
+T 41500 64200 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 64050 5 10 1 1 0 0 1
+refdes=R101
+T 41800 64050 5 10 1 1 0 0 1
+value=10k
+T 41200 63800 5 10 0 0 0 0 1
+slot=1
+T 41200 63800 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 63400 1 0 0 74x.sym
+{
+T 41500 63800 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 63650 5 10 1 1 0 0 1
+refdes=R101
+T 41800 63650 5 10 1 1 0 0 1
+value=10k
+T 41200 63400 5 10 0 0 0 0 1
+slot=2
+T 41200 63400 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 63000 1 0 0 74x.sym
+{
+T 41500 63400 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 63250 5 10 1 1 0 0 1
+refdes=R101
+T 41800 63250 5 10 1 1 0 0 1
+value=10k
+T 41200 63000 5 10 0 0 0 0 1
+slot=3
+T 41200 63000 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 62600 1 0 0 74x.sym
+{
+T 41500 63000 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 62850 5 10 1 1 0 0 1
+refdes=R101
+T 41800 62850 5 10 1 1 0 0 1
+value=10k
+T 41200 62600 5 10 0 0 0 0 1
+slot=4
+T 41200 62600 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 61600 1 0 0 74x.sym
+{
+T 41500 62000 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 61850 5 10 1 1 0 0 1
+refdes=R101
+T 41800 61850 5 10 1 1 0 0 1
+value=10k
+T 41200 61600 5 10 0 0 0 0 1
+slot=5
+T 41200 61600 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 61200 1 0 0 74x.sym
+{
+T 41500 61600 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 61450 5 10 1 1 0 0 1
+refdes=R101
+T 41800 61450 5 10 1 1 0 0 1
+value=10k
+T 41200 61200 5 10 0 0 0 0 1
+slot=6
+T 41200 61200 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 60800 1 0 0 74x.sym
+{
+T 41500 61200 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 61050 5 10 1 1 0 0 1
+refdes=R101
+T 41800 61050 5 10 1 1 0 0 1
+value=10k
+T 41200 60800 5 10 0 0 0 0 1
+slot=7
+T 41200 60800 5 10 0 0 0 0 1
+footprint=74x
+}
+C 41200 60400 1 0 0 74x.sym
+{
+T 41500 60800 5 10 0 0 0 0 1
+device=Bussed x8 Resistor Array
+T 41300 60650 5 10 1 1 0 0 1
+refdes=R101
+T 41800 60650 5 10 1 1 0 0 1
+value=10k
+T 41200 60400 5 10 0 0 0 0 1
+slot=8
+T 41200 60400 5 10 0 0 0 0 1
+footprint=74x
+}