Rick Altherr <kc8apf@kc8apf.net> - update syntax

[fw/openocd] / src / target / target / pxa255.cfg

diff --git a/src/target/target/pxa255.cfg b/src/target/target/pxa255.cfg
index 2a4521356cf2a0d3644ea0cc23d765dbd341db2d..c5a27be0deb5f6f08cff81da48c1d15cfe844bc1 100644 (file)
--- a/src/target/target/pxa255.cfg
+++ b/src/target/target/pxa255.cfg
@@ -1,86 +1,13 @@
 jtag_device 5 0x1 0x1f 0x1e
 jtag_nsrst_delay 200
 jtag_ntrst_delay 200
-target xscale little reset_init 0 pxa255
+
+target create target0 xscale -endian little -chain-position 0 -variant pxa255
+[new_target_name] configure -event reset-init { script event/pxa255_reset.script }
+
 reset_config trst_and_srst
-run_and_halt_time 0 30
 
-target_script 0 reset /ram/pxa255.init
+
 
 #xscale debug_handler 0  0xFFFF0800      # debug handler base address
 
-trunc /ram/pxa255.init
-append /ram/pxa255.init #configuration file for PXA250 Evaluation Board
-append /ram/pxa255.init # -----------------------------------------------------
-append /ram/pxa255.init #
-append /ram/pxa255.init xscale cp15   15      0x00002001  #Enable CP0 and CP13 access
-append /ram/pxa255.init #
-append /ram/pxa255.init # setup GPIO
-append /ram/pxa255.init #
-append /ram/pxa255.init mww    0x40E00018  0x00008000  #CPSR0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E0001C  0x00000002  #GPSR1
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E00020  0x00000008  #GPSR2
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E0000C  0x00008000  #GPDR0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E00054  0x80000000  #GAFR0_L
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E00058  0x00188010  #GAFR0_H
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E0005C  0x60908018  #GAFR1_L
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E0000C  0x0280E000  #GPDR0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E00010  0x821C88B2  #GPDR1
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E00014  0x000F03DB  #GPDR2
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x40E00000  0x000F03DB  #GPLR0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init 
-append /ram/pxa255.init 
-append /ram/pxa255.init mww    0x40F00004  0x00000020  #PSSR
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init 
-append /ram/pxa255.init #
-append /ram/pxa255.init # setup memory controller
-append /ram/pxa255.init #
-append /ram/pxa255.init mww    0x48000008  0x01111998  #MSC0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000010  0x00047ff0  #MSC2
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000014  0x00000000  #MECR
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000028  0x00010504  #MCMEM0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x4800002C  0x00010504  #MCMEM1
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000030  0x00010504  #MCATT0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000034  0x00010504  #MCATT1
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000038  0x00004715  #MCIO0
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x4800003C  0x00004715  #MCIO1
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init #
-append /ram/pxa255.init mww    0x48000004  0x03CA4018  #MDREF
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000004  0x004B4018  #MDREF
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000004  0x000B4018  #MDREF
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000004  0x000BC018  #MDREF
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000000  0x00001AC8  #MDCNFG
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init 
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init 
-append /ram/pxa255.init mww    0x48000000  0x00001AC9  #MDCNFG
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init mww    0x48000040  0x00000000  #MDMRS
-append /ram/pxa255.init sleep   20
-append /ram/pxa255.init