-/***************************************************************************\r
- * Copyright (C) 2008 digenius technology GmbH. *\r
- * *\r
- * This program is free software; you can redistribute it and/or modify *\r
- * it under the terms of the GNU General Public License as published by *\r
- * the Free Software Foundation; either version 2 of the License, or *\r
- * (at your option) any later version. *\r
- * *\r
- * This program is distributed in the hope that it will be useful, *\r
- * but WITHOUT ANY WARRANTY; without even the implied warranty of *\r
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *\r
- * GNU General Public License for more details. *\r
- * *\r
- * You should have received a copy of the GNU General Public License *\r
- * along with this program; if not, write to the *\r
- * Free Software Foundation, Inc., *\r
- * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *\r
- ***************************************************************************/\r
-\r
-#ifdef HAVE_CONFIG_H\r
-#include "config.h"\r
-#endif\r
-\r
-#include "arm11.h"\r
-#include "jtag.h"\r
-#include "log.h"\r
-\r
-#include <stdlib.h>\r
-#include <string.h>\r
-\r
-#if 0\r
-#define _DEBUG_INSTRUCTION_EXECUTION_\r
-#endif\r
-\r
-\r
-#if 0\r
-#define FNC_INFO DEBUG("-")\r
-#else\r
-#define FNC_INFO\r
-#endif\r
-\r
-#if 1\r
-#define FNC_INFO_NOTIMPLEMENTED do { DEBUG("NOT IMPLEMENTED"); /*exit(-1);*/ } while (0)\r
-#else\r
-#define FNC_INFO_NOTIMPLEMENTED\r
-#endif\r
-\r
-static void arm11_on_enter_debug_state(arm11_common_t * arm11);\r
-\r
-\r
-#define ARM11_HANDLER(x) \\r
- .x = arm11_##x\r
-\r
-target_type_t arm11_target =\r
-{\r
- .name = "arm11",\r
-\r
- ARM11_HANDLER(poll),\r
- ARM11_HANDLER(arch_state),\r
-\r
- ARM11_HANDLER(target_request_data),\r
-\r
- ARM11_HANDLER(halt),\r
- ARM11_HANDLER(resume),\r
- ARM11_HANDLER(step),\r
-\r
- ARM11_HANDLER(assert_reset),\r
- ARM11_HANDLER(deassert_reset),\r
- ARM11_HANDLER(soft_reset_halt),\r
- ARM11_HANDLER(prepare_reset_halt),\r
- \r
- ARM11_HANDLER(get_gdb_reg_list),\r
- \r
- ARM11_HANDLER(read_memory),\r
- ARM11_HANDLER(write_memory),\r
- \r
- ARM11_HANDLER(bulk_write_memory),\r
- \r
- ARM11_HANDLER(checksum_memory),\r
-\r
- ARM11_HANDLER(add_breakpoint),\r
- ARM11_HANDLER(remove_breakpoint),\r
- ARM11_HANDLER(add_watchpoint),\r
- ARM11_HANDLER(remove_watchpoint),\r
-\r
- ARM11_HANDLER(run_algorithm),\r
- \r
- ARM11_HANDLER(register_commands),\r
- ARM11_HANDLER(target_command),\r
- ARM11_HANDLER(init_target),\r
- ARM11_HANDLER(quit),\r
-};\r
-\r
-int arm11_regs_arch_type = -1;\r
-\r
-\r
-enum arm11_regtype\r
-{\r
- ARM11_REGISTER_CORE,\r
- ARM11_REGISTER_CPSR,\r
-\r
- ARM11_REGISTER_FX,\r
- ARM11_REGISTER_FPS,\r
-\r
- ARM11_REGISTER_FIQ,\r
- ARM11_REGISTER_SVC,\r
- ARM11_REGISTER_ABT,\r
- ARM11_REGISTER_IRQ,\r
- ARM11_REGISTER_UND,\r
- ARM11_REGISTER_MON,\r
-\r
- ARM11_REGISTER_SPSR_FIQ,\r
- ARM11_REGISTER_SPSR_SVC,\r
- ARM11_REGISTER_SPSR_ABT,\r
- ARM11_REGISTER_SPSR_IRQ,\r
- ARM11_REGISTER_SPSR_UND,\r
- ARM11_REGISTER_SPSR_MON,\r
-\r
- /* debug regs */\r
- ARM11_REGISTER_DSCR,\r
- ARM11_REGISTER_WDTR,\r
- ARM11_REGISTER_RDTR,\r
-};\r
-\r
-\r
-typedef struct arm11_reg_defs_s\r
-{\r
- char * name;\r
- u32 num;\r
- int gdb_num;\r
- enum arm11_regtype type;\r
-} arm11_reg_defs_t;\r
-\r
-/* update arm11_regcache_ids when changing this */\r
-static const arm11_reg_defs_t arm11_reg_defs[] =\r
-{\r
- {"r0", 0, 0, ARM11_REGISTER_CORE},\r
- {"r1", 1, 1, ARM11_REGISTER_CORE},\r
- {"r2", 2, 2, ARM11_REGISTER_CORE},\r
- {"r3", 3, 3, ARM11_REGISTER_CORE},\r
- {"r4", 4, 4, ARM11_REGISTER_CORE},\r
- {"r5", 5, 5, ARM11_REGISTER_CORE},\r
- {"r6", 6, 6, ARM11_REGISTER_CORE},\r
- {"r7", 7, 7, ARM11_REGISTER_CORE},\r
- {"r8", 8, 8, ARM11_REGISTER_CORE},\r
- {"r9", 9, 9, ARM11_REGISTER_CORE},\r
- {"r10", 10, 10, ARM11_REGISTER_CORE},\r
- {"r11", 11, 11, ARM11_REGISTER_CORE},\r
- {"r12", 12, 12, ARM11_REGISTER_CORE},\r
- {"sp", 13, 13, ARM11_REGISTER_CORE},\r
- {"lr", 14, 14, ARM11_REGISTER_CORE},\r
- {"pc", 15, 15, ARM11_REGISTER_CORE},\r
-\r
-#if ARM11_REGCACHE_FREGS\r
- {"f0", 0, 16, ARM11_REGISTER_FX},\r
- {"f1", 1, 17, ARM11_REGISTER_FX},\r
- {"f2", 2, 18, ARM11_REGISTER_FX},\r
- {"f3", 3, 19, ARM11_REGISTER_FX},\r
- {"f4", 4, 20, ARM11_REGISTER_FX},\r
- {"f5", 5, 21, ARM11_REGISTER_FX},\r
- {"f6", 6, 22, ARM11_REGISTER_FX},\r
- {"f7", 7, 23, ARM11_REGISTER_FX},\r
- {"fps", 0, 24, ARM11_REGISTER_FPS},\r
-#endif\r
-\r
- {"cpsr", 0, 25, ARM11_REGISTER_CPSR},\r
-\r
-#if ARM11_REGCACHE_MODEREGS\r
- {"r8_fiq", 8, -1, ARM11_REGISTER_FIQ},\r
- {"r9_fiq", 9, -1, ARM11_REGISTER_FIQ},\r
- {"r10_fiq", 10, -1, ARM11_REGISTER_FIQ},\r
- {"r11_fiq", 11, -1, ARM11_REGISTER_FIQ},\r
- {"r12_fiq", 12, -1, ARM11_REGISTER_FIQ},\r
- {"r13_fiq", 13, -1, ARM11_REGISTER_FIQ},\r
- {"r14_fiq", 14, -1, ARM11_REGISTER_FIQ},\r
- {"spsr_fiq", 0, -1, ARM11_REGISTER_SPSR_FIQ},\r
-\r
- {"r13_svc", 13, -1, ARM11_REGISTER_SVC},\r
- {"r14_svc", 14, -1, ARM11_REGISTER_SVC},\r
- {"spsr_svc", 0, -1, ARM11_REGISTER_SPSR_SVC},\r
-\r
- {"r13_abt", 13, -1, ARM11_REGISTER_ABT},\r
- {"r14_abt", 14, -1, ARM11_REGISTER_ABT},\r
- {"spsr_abt", 0, -1, ARM11_REGISTER_SPSR_ABT},\r
-\r
- {"r13_irq", 13, -1, ARM11_REGISTER_IRQ},\r
- {"r14_irq", 14, -1, ARM11_REGISTER_IRQ},\r
- {"spsr_irq", 0, -1, ARM11_REGISTER_SPSR_IRQ},\r
-\r
- {"r13_und", 13, -1, ARM11_REGISTER_UND},\r
- {"r14_und", 14, -1, ARM11_REGISTER_UND},\r
- {"spsr_und", 0, -1, ARM11_REGISTER_SPSR_UND},\r
-\r
- /* ARM1176 only */\r
- {"r13_mon", 13, -1, ARM11_REGISTER_MON},\r
- {"r14_mon", 14, -1, ARM11_REGISTER_MON},\r
- {"spsr_mon", 0, -1, ARM11_REGISTER_SPSR_MON},\r
-#endif\r
-\r
- /* Debug Registers */\r
- {"dscr", 0, -1, ARM11_REGISTER_DSCR},\r
- {"wdtr", 0, -1, ARM11_REGISTER_WDTR},\r
- {"rdtr", 0, -1, ARM11_REGISTER_RDTR},\r
-};\r
-\r
-enum arm11_regcache_ids\r
-{\r
- ARM11_RC_R0,\r
- ARM11_RC_RX = ARM11_RC_R0,\r
-\r
- ARM11_RC_R1,\r
- ARM11_RC_R2,\r
- ARM11_RC_R3,\r
- ARM11_RC_R4,\r
- ARM11_RC_R5,\r
- ARM11_RC_R6,\r
- ARM11_RC_R7,\r
- ARM11_RC_R8,\r
- ARM11_RC_R9,\r
- ARM11_RC_R10,\r
- ARM11_RC_R11,\r
- ARM11_RC_R12,\r
- ARM11_RC_R13,\r
- ARM11_RC_SP = ARM11_RC_R13,\r
- ARM11_RC_R14,\r
- ARM11_RC_LR = ARM11_RC_R14,\r
- ARM11_RC_R15,\r
- ARM11_RC_PC = ARM11_RC_R15,\r
-\r
-#if ARM11_REGCACHE_FREGS\r
- ARM11_RC_F0,\r
- ARM11_RC_FX = ARM11_RC_F0,\r
- ARM11_RC_F1,\r
- ARM11_RC_F2,\r
- ARM11_RC_F3,\r
- ARM11_RC_F4,\r
- ARM11_RC_F5,\r
- ARM11_RC_F6,\r
- ARM11_RC_F7,\r
- ARM11_RC_FPS,\r
-#endif\r
-\r
- ARM11_RC_CPSR,\r
-\r
-#if ARM11_REGCACHE_MODEREGS\r
- ARM11_RC_R8_FIQ,\r
- ARM11_RC_R9_FIQ,\r
- ARM11_RC_R10_FIQ,\r
- ARM11_RC_R11_FIQ,\r
- ARM11_RC_R12_FIQ,\r
- ARM11_RC_R13_FIQ,\r
- ARM11_RC_R14_FIQ,\r
- ARM11_RC_SPSR_FIQ,\r
-\r
- ARM11_RC_R13_SVC,\r
- ARM11_RC_R14_SVC,\r
- ARM11_RC_SPSR_SVC,\r
-\r
- ARM11_RC_R13_ABT,\r
- ARM11_RC_R14_ABT,\r
- ARM11_RC_SPSR_ABT,\r
-\r
- ARM11_RC_R13_IRQ,\r
- ARM11_RC_R14_IRQ,\r
- ARM11_RC_SPSR_IRQ,\r
-\r
- ARM11_RC_R13_UND,\r
- ARM11_RC_R14_UND,\r
- ARM11_RC_SPSR_UND,\r
-\r
- ARM11_RC_R13_MON,\r
- ARM11_RC_R14_MON,\r
- ARM11_RC_SPSR_MON,\r
-#endif\r
-\r
- ARM11_RC_DSCR,\r
- ARM11_RC_WDTR,\r
- ARM11_RC_RDTR,\r
-\r
-\r
- ARM11_RC_MAX,\r
-};\r
-\r
-#define ARM11_GDB_REGISTER_COUNT 26\r
-\r
-u8 arm11_gdb_dummy_fp_value[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};\r
-\r
-reg_t arm11_gdb_dummy_fp_reg =\r
-{\r
- "GDB dummy floating-point register", arm11_gdb_dummy_fp_value, 0, 1, 96, NULL, 0, NULL, 0\r
-};\r
-\r
-u8 arm11_gdb_dummy_fps_value[] = {0, 0, 0, 0};\r
-\r
-reg_t arm11_gdb_dummy_fps_reg =\r
-{\r
- "GDB dummy floating-point status register", arm11_gdb_dummy_fps_value, 0, 1, 32, NULL, 0, NULL, 0\r
-};\r
-\r
-\r
-\r
-/** Check and if necessary take control of the system\r
- *\r
- * \param arm11 Target state variable.\r
- * \param dscr If the current DSCR content is\r
- * available a pointer to a word holding the\r
- * DSCR can be passed. Otherwise use NULL.\r
- */\r
-void arm11_check_init(arm11_common_t * arm11, u32 * dscr)\r
-{\r
- FNC_INFO;\r
-\r
- u32 dscr_local_tmp_copy;\r
-\r
- if (!dscr)\r
- {\r
- dscr = &dscr_local_tmp_copy;\r
- *dscr = arm11_read_DSCR(arm11);\r
- }\r
-\r
- if (!(*dscr & ARM11_DSCR_MODE_SELECT))\r
- {\r
- DEBUG("Bringing target into debug mode");\r
-\r
- *dscr |= ARM11_DSCR_MODE_SELECT; /* Halt debug-mode */\r
- arm11_write_DSCR(arm11, *dscr);\r
-\r
- /* add further reset initialization here */\r
-\r
- if (*dscr & ARM11_DSCR_CORE_HALTED)\r
- {\r
- arm11->target->state = TARGET_HALTED;\r
- arm11->target->debug_reason = arm11_get_DSCR_debug_reason(*dscr);\r
- }\r
- else\r
- {\r
- arm11->target->state = TARGET_RUNNING;\r
- arm11->target->debug_reason = DBG_REASON_NOTHALTED;\r
- }\r
-\r
- arm11_sc7_clear_bw(arm11);\r
- }\r
-}\r
-\r
-\r
-\r
-#define R(x) \\r
- (arm11->reg_values[ARM11_RC_##x])\r
-\r
-/** Save processor state.\r
- *\r
- * This is called when the HALT instruction has succeeded\r
- * or on other occasions that stop the processor.\r
- *\r
- */\r
-static void arm11_on_enter_debug_state(arm11_common_t * arm11)\r
-{\r
- FNC_INFO;\r
-\r
- {size_t i;\r
- for(i = 0; i < asizeof(arm11->reg_values); i++)\r
- {\r
- arm11->reg_list[i].valid = 1;\r
- arm11->reg_list[i].dirty = 0;\r
- }}\r
-\r
- /* Save DSCR */\r
-\r
- R(DSCR) = arm11_read_DSCR(arm11);\r
-\r
- /* Save wDTR */\r
-\r
- if (R(DSCR) & ARM11_DSCR_WDTR_FULL)\r
- {\r
- arm11_add_debug_SCAN_N(arm11, 0x05, -1);\r
-\r
- arm11_add_IR(arm11, ARM11_INTEST, -1);\r
-\r
- scan_field_t chain5_fields[3];\r
-\r
- arm11_setup_field(arm11, 32, NULL, &R(WDTR), chain5_fields + 0);\r
- arm11_setup_field(arm11, 1, NULL, NULL, chain5_fields + 1);\r
- arm11_setup_field(arm11, 1, NULL, NULL, chain5_fields + 2);\r
-\r
- jtag_add_dr_scan_vc(asizeof(chain5_fields), chain5_fields, TAP_PD);\r
- }\r
- else\r
- {\r
- arm11->reg_list[ARM11_RC_WDTR].valid = 0;\r
- }\r
-\r
-\r
- /* DSCR: set ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE */\r
- /* ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode", but not to issue ITRs\r
- ARM1136 seems to require this to issue ITR's as well */\r
-\r
- u32 new_dscr = R(DSCR) | ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE;\r
-\r
- /* this executes JTAG queue: */ \r
-\r
- arm11_write_DSCR(arm11, new_dscr);\r
-\r
-// jtag_execute_queue();\r
-\r
-\r
-\r
-// DEBUG("SAVE DSCR %08x", R(DSCR));\r
-\r
-// if (R(DSCR) & ARM11_DSCR_WDTR_FULL)\r
-// DEBUG("SAVE wDTR %08x", R(WDTR));\r
-\r
-\r
- /* From the spec:\r
- Before executing any instruction in debug state you have to drain the write buffer.\r
- This ensures that no imprecise Data Aborts can return at a later point:*/\r
-\r
- /** \todo TODO: Test drain write buffer. */\r
-\r
-#if 0\r
- while (1)\r
- {\r
- /* MRC p14,0,R0,c5,c10,0 */\r
-// arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);\r
-\r
- /* mcr 15, 0, r0, cr7, cr10, {4} */\r
- arm11_run_instr_no_data1(arm11, 0xee070f9a);\r
- \r
- u32 dscr = arm11_read_DSCR(arm11);\r
-\r
- DEBUG("DRAIN, DSCR %08x", dscr);\r
-\r
- if (dscr & ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT)\r
- {\r
- arm11_run_instr_no_data1(arm11, 0xe320f000);\r
-\r
- dscr = arm11_read_DSCR(arm11);\r
-\r
- DEBUG("DRAIN, DSCR %08x (DONE)", dscr);\r
-\r
- break;\r
- }\r
- }\r
-#endif\r
-\r
-\r
- arm11_run_instr_data_prepare(arm11);\r
-\r
- /* save r0 - r14 */\r
-\r
-\r
- /** \todo TODO: handle other mode registers */\r
-\r
- {size_t i;\r
- for (i = 0; i < 15; i++)\r
- {\r
- /* MCR p14,0,R?,c0,c5,0 */\r
- arm11_run_instr_data_from_core(arm11, 0xEE000E15 | (i << 12), &R(RX + i), 1);\r
- }}\r
-\r
-\r
- /* save rDTR */\r
-\r
- /* check rDTRfull in DSCR */\r
-\r
- if (R(DSCR) & ARM11_DSCR_RDTR_FULL)\r
- {\r
- /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */\r
- arm11_run_instr_data_from_core_via_r0(arm11, 0xEE100E15, &R(RDTR));\r
- }\r
- else\r
- {\r
- arm11->reg_list[ARM11_RC_RDTR].valid = 0;\r
- }\r
-\r
- /* save CPSR */\r
-\r
- /* MRS r0,CPSR (move CPSR -> r0 (-> wDTR -> local var)) */\r
- arm11_run_instr_data_from_core_via_r0(arm11, 0xE10F0000, &R(CPSR));\r
-\r
- /* save PC */\r
-\r
- /* MOV R0,PC (move PC -> r0 (-> wDTR -> local var)) */\r
- arm11_run_instr_data_from_core_via_r0(arm11, 0xE1A0000F, &R(PC));\r
-\r
- /* adjust PC depending on ARM state */\r
-\r
- if (R(CPSR) & ARM11_CPSR_J) /* Java state */\r
- {\r
- arm11->reg_values[ARM11_RC_PC] -= 0;\r
- }\r
- else if (R(CPSR) & ARM11_CPSR_T) /* Thumb state */\r
- {\r
- arm11->reg_values[ARM11_RC_PC] -= 4;\r
- }\r
- else /* ARM state */\r
- {\r
- arm11->reg_values[ARM11_RC_PC] -= 8;\r
- }\r
-\r
-// DEBUG("SAVE PC %08x", R(PC));\r
-\r
- arm11_run_instr_data_finish(arm11);\r
-\r
-\r
- {size_t i;\r
- for(i = 0; i < ARM11_REGCACHE_COUNT; i++)\r
- {\r
- if (!arm11->reg_list[i].valid)\r
- {\r
- if (arm11->reg_history[i].valid)\r
- INFO("%8s INVALID (%08x)", arm11_reg_defs[i].name, arm11->reg_history[i].value);\r
- }\r
- else\r
- {\r
- if (arm11->reg_history[i].valid)\r
- {\r
- if (arm11->reg_history[i].value != arm11->reg_values[i])\r
- INFO("%8s %08x (%08x)", arm11_reg_defs[i].name, arm11->reg_values[i], arm11->reg_history[i].value);\r
- }\r
- else\r
- {\r
- INFO("%8s %08x (INVALID)", arm11_reg_defs[i].name, arm11->reg_values[i]);\r
- }\r
- }\r
- }}\r
-}\r
-\r
-\r
-/** Restore processor state\r
- *\r
- * This is called in preparation for the RESTART function.\r
- *\r
- */\r
-void arm11_leave_debug_state(arm11_common_t * arm11)\r
-{\r
- FNC_INFO;\r
-\r
- arm11_run_instr_data_prepare(arm11);\r
-\r
- /** \todo TODO: handle other mode registers */\r
-\r
- /* restore R1 - R14 */\r
- {size_t i;\r
- for (i = 1; i < 15; i++)\r
- {\r
- if (!arm11->reg_list[ARM11_RC_RX + i].dirty)\r
- continue;\r
-\r
- /* MRC p14,0,r?,c0,c5,0 */\r
- arm11_run_instr_data_to_core1(arm11, 0xee100e15 | (i << 12), R(RX + i));\r
-\r
-// DEBUG("RESTORE R%d %08x", i, R(RX + i));\r
- }}\r
-\r
- arm11_run_instr_data_finish(arm11);\r
-\r
-\r
- /* spec says clear wDTR and rDTR; we assume they are clear as\r
- otherwide out programming would be sloppy */\r
-\r
- {\r
- u32 DSCR = arm11_read_DSCR(arm11);\r
-\r
- if (DSCR & (ARM11_DSCR_RDTR_FULL | ARM11_DSCR_WDTR_FULL))\r
- {\r
- ERROR("wDTR/rDTR inconsistent (DSCR %08x)", DSCR);\r
- }\r
- }\r
-\r
- arm11_run_instr_data_prepare(arm11);\r
-\r
- /* restore original wDTR */\r
-\r
- if ((R(DSCR) & ARM11_DSCR_WDTR_FULL) || arm11->reg_list[ARM11_RC_WDTR].dirty)\r
- {\r
- /* MCR p14,0,R0,c0,c5,0 */\r
- arm11_run_instr_data_to_core_via_r0(arm11, 0xee000e15, R(WDTR));\r
- }\r
-\r
- /* restore CPSR */\r
-\r
- /* MSR CPSR,R0*/\r
- arm11_run_instr_data_to_core_via_r0(arm11, 0xe129f000, R(CPSR));\r
-\r
-\r
- /* restore PC */\r
-\r
- /* MOV PC,R0 */\r
- arm11_run_instr_data_to_core_via_r0(arm11, 0xe1a0f000, R(PC));\r
-\r
-\r
- /* restore R0 */\r
-\r
- /* MRC p14,0,r0,c0,c5,0 */\r
- arm11_run_instr_data_to_core1(arm11, 0xee100e15, R(R0));\r
-\r
- arm11_run_instr_data_finish(arm11);\r
-\r
-\r
- /* restore DSCR */\r
-\r
- arm11_write_DSCR(arm11, R(DSCR));\r
-\r
-\r
- /* restore rDTR */\r
- \r
- if (R(DSCR) & ARM11_DSCR_RDTR_FULL || arm11->reg_list[ARM11_RC_RDTR].dirty)\r
- {\r
- arm11_add_debug_SCAN_N(arm11, 0x05, -1);\r
-\r
- arm11_add_IR(arm11, ARM11_EXTEST, -1);\r
-\r
- scan_field_t chain5_fields[3];\r
-\r
- u8 Ready = 0; /* ignored */\r
- u8 Valid = 0; /* ignored */\r
-\r
- arm11_setup_field(arm11, 32, &R(RDTR), NULL, chain5_fields + 0);\r
- arm11_setup_field(arm11, 1, &Ready, NULL, chain5_fields + 1);\r
- arm11_setup_field(arm11, 1, &Valid, NULL, chain5_fields + 2);\r
-\r
- jtag_add_dr_scan_vc(asizeof(chain5_fields), chain5_fields, TAP_PD);\r
- }\r
-\r
-\r
- {size_t i;\r
- for(i = 0; i < ARM11_REGCACHE_COUNT; i++)\r
- {\r
- arm11->reg_history[i].value = arm11->reg_values[i];\r
- arm11->reg_history[i].valid = arm11->reg_list[i].valid;\r
-\r
- arm11->reg_list[i].valid = 0;\r
- arm11->reg_list[i].dirty = 0;\r
- }}\r
-}\r
-\r
-\r
-/* poll current target status */\r
-int arm11_poll(struct target_s *target)\r
-{\r
- FNC_INFO;\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- if (arm11->trst_active)\r
- return ERROR_OK;\r
-\r
- u32 dscr = arm11_read_DSCR(arm11);\r
-\r
- DEBUG("DSCR %08x", dscr);\r
-\r
- arm11_check_init(arm11, &dscr);\r
-\r
- if (dscr & ARM11_DSCR_CORE_HALTED)\r
- {\r
-// DEBUG("CH %d", target->state);\r
-\r
- if (target->state != TARGET_HALTED)\r
- {\r
- DEBUG("enter TARGET_HALTED");\r
- target->state = TARGET_HALTED;\r
- target->debug_reason = arm11_get_DSCR_debug_reason(dscr);\r
- arm11_on_enter_debug_state(arm11);\r
- }\r
- }\r
- else\r
- {\r
-// DEBUG("CR %d", target->state);\r
-\r
- if (target->state != TARGET_RUNNING)\r
- {\r
- DEBUG("enter TARGET_RUNNING");\r
- target->state = TARGET_RUNNING;\r
- target->debug_reason = DBG_REASON_NOTHALTED;\r
- }\r
- }\r
-\r
- return ERROR_OK;\r
-}\r
-/* architecture specific status reply */\r
-int arm11_arch_state(struct target_s *target)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* target request support */\r
-int arm11_target_request_data(struct target_s *target, u32 size, u8 *buffer)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-\r
-/* target execution control */\r
-int arm11_halt(struct target_s *target)\r
-{\r
- FNC_INFO;\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- DEBUG("target->state: %s", target_state_strings[target->state]);\r
-\r
- if (target->state == TARGET_HALTED)\r
- {\r
- WARNING("target was already halted");\r
- return ERROR_TARGET_ALREADY_HALTED;\r
- }\r
-\r
- if (arm11->trst_active)\r
- {\r
- arm11->halt_requested = true;\r
- return ERROR_OK;\r
- }\r
-\r
- arm11_add_IR(arm11, ARM11_HALT, TAP_RTI);\r
-\r
- jtag_execute_queue();\r
-\r
- u32 dscr;\r
-\r
- while (1)\r
- {\r
- dscr = arm11_read_DSCR(arm11);\r
-\r
- if (dscr & ARM11_DSCR_CORE_HALTED)\r
- break;\r
- }\r
-\r
- arm11_on_enter_debug_state(arm11);\r
-\r
- target->state = TARGET_HALTED;\r
- target->debug_reason = arm11_get_DSCR_debug_reason(dscr);\r
- \r
- return ERROR_OK;\r
-}\r
-\r
-\r
-int arm11_resume(struct target_s *target, int current, u32 address, int handle_breakpoints, int debug_execution)\r
-{\r
- FNC_INFO;\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- DEBUG("target->state: %s", target_state_strings[target->state]);\r
-\r
- if (target->state != TARGET_HALTED)\r
- {\r
- WARNING("target was not halted");\r
- return ERROR_TARGET_NOT_HALTED;\r
- }\r
-\r
- if (!current)\r
- R(PC) = address;\r
-\r
- target->state = TARGET_RUNNING;\r
- target->debug_reason = DBG_REASON_NOTHALTED;\r
-\r
- arm11_leave_debug_state(arm11);\r
-\r
- arm11_add_IR(arm11, ARM11_RESTART, TAP_RTI);\r
-\r
- jtag_execute_queue();\r
-\r
- while (1)\r
- {\r
- u32 dscr = arm11_read_DSCR(arm11);\r
-\r
- DEBUG("DSCR %08x", dscr);\r
-\r
- if (dscr & ARM11_DSCR_CORE_RESTARTED)\r
- break;\r
- }\r
-\r
- DEBUG("RES %d", target->state);\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_step(struct target_s *target, int current, u32 address, int handle_breakpoints)\r
-{\r
- FNC_INFO;\r
-\r
- DEBUG("target->state: %s", target_state_strings[target->state]);\r
-\r
- if (target->state != TARGET_HALTED)\r
- {\r
- WARNING("target was not halted");\r
- return ERROR_TARGET_NOT_HALTED;\r
- }\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- /** \todo TODO: check if break-/watchpoints make any sense at all in combination\r
- * with this. */\r
-\r
- /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively\r
- the VCR might be something worth looking into. */\r
-\r
- /* Set up breakpoint for stepping */\r
-\r
- arm11_sc7_action_t brp[2];\r
-\r
- brp[0].write = 1;\r
- brp[0].address = ARM11_SC7_BVR0;\r
- brp[0].value = R(PC);\r
- brp[1].write = 1;\r
- brp[1].address = ARM11_SC7_BCR0;\r
- brp[1].value = 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (2 << 21);\r
-\r
- arm11_sc7_run(arm11, brp, asizeof(brp));\r
-\r
- /* resume */\r
-\r
- arm11_leave_debug_state(arm11);\r
-\r
- arm11_add_IR(arm11, ARM11_RESTART, TAP_RTI);\r
-\r
- jtag_execute_queue();\r
-\r
- /** \todo TODO: add a timeout */\r
-\r
- /* wait for halt */\r
-\r
- while (1)\r
- {\r
- u32 dscr = arm11_read_DSCR(arm11);\r
-\r
- DEBUG("DSCR %08x", dscr);\r
-\r
- if ((dscr & (ARM11_DSCR_CORE_RESTARTED | ARM11_DSCR_CORE_HALTED)) ==\r
- (ARM11_DSCR_CORE_RESTARTED | ARM11_DSCR_CORE_HALTED))\r
- break;\r
- }\r
-\r
-\r
- /* clear breakpoint */\r
-\r
- arm11_sc7_clear_bw(arm11);\r
-\r
-\r
- /* save state */\r
-\r
- arm11_on_enter_debug_state(arm11);\r
-\r
-// target->state = TARGET_HALTED;\r
- target->debug_reason = DBG_REASON_SINGLESTEP;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* target reset control */\r
-int arm11_assert_reset(struct target_s *target)\r
-{\r
- FNC_INFO;\r
-\r
-#if 0\r
- /* assert reset lines */\r
- /* resets only the DBGTAP, not the ARM */\r
-\r
- jtag_add_reset(1, 0);\r
- jtag_add_sleep(5000);\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
- arm11->trst_active = true;\r
-#endif\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_deassert_reset(struct target_s *target)\r
-{\r
- FNC_INFO;\r
-\r
-#if 0\r
- DEBUG("target->state: %s", target_state_strings[target->state]);\r
-\r
- /* deassert reset lines */\r
- jtag_add_reset(0, 0);\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
- arm11->trst_active = false;\r
-\r
- if (arm11->halt_requested)\r
- return arm11_halt(target);\r
-#endif\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_soft_reset_halt(struct target_s *target)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_prepare_reset_halt(struct target_s *target)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* target register access for gdb */\r
-int arm11_get_gdb_reg_list(struct target_s *target, struct reg_s **reg_list[], int *reg_list_size)\r
-{\r
- FNC_INFO;\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- if (target->state != TARGET_HALTED)\r
- {\r
- return ERROR_TARGET_NOT_HALTED;\r
- }\r
- \r
- *reg_list_size = ARM11_GDB_REGISTER_COUNT;\r
- *reg_list = malloc(sizeof(reg_t*) * ARM11_GDB_REGISTER_COUNT);\r
-\r
- {size_t i;\r
- for (i = 16; i < 24; i++)\r
- {\r
- (*reg_list)[i] = &arm11_gdb_dummy_fp_reg;\r
- }}\r
-\r
- (*reg_list)[24] = &arm11_gdb_dummy_fps_reg;\r
-\r
-\r
- {size_t i;\r
- for (i = 0; i < ARM11_REGCACHE_COUNT; i++)\r
- {\r
- if (arm11_reg_defs[i].gdb_num == -1)\r
- continue;\r
-\r
- (*reg_list)[arm11_reg_defs[i].gdb_num] = arm11->reg_list + i;\r
- }}\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* target memory access \r
-* size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)\r
-* count: number of items of <size>\r
-*/\r
-int arm11_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)\r
-{\r
- /** \todo TODO: check if buffer cast to u32* and u16* might cause alignment problems */\r
-\r
- FNC_INFO;\r
-\r
- DEBUG("ADDR %08x SIZE %08x COUNT %08x", address, size, count);\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- arm11_run_instr_data_prepare(arm11);\r
-\r
- /* MRC p14,0,r0,c0,c5,0 */\r
- arm11_run_instr_data_to_core1(arm11, 0xee100e15, address);\r
-\r
- switch (size)\r
- {\r
- case 1:\r
- /** \todo TODO: check if dirty is the right choice to force a rewrite on arm11_resume() */\r
- arm11->reg_list[ARM11_RC_R1].dirty = 1;\r
-\r
- while (count--)\r
- {\r
- /* ldrb r1, [r0], #1 */\r
- arm11_run_instr_no_data1(arm11, 0xe4d01001);\r
-\r
- u32 res;\r
- /* MCR p14,0,R1,c0,c5,0 */\r
- arm11_run_instr_data_from_core(arm11, 0xEE001E15, &res, 1);\r
-\r
- *buffer++ = res;\r
- }\r
- break;\r
-\r
- case 2:\r
- {\r
- arm11->reg_list[ARM11_RC_R1].dirty = 1;\r
-\r
- u16 * buf16 = (u16*)buffer;\r
-\r
- while (count--)\r
- {\r
- /* ldrh r1, [r0], #2 */\r
- arm11_run_instr_no_data1(arm11, 0xe0d010b2);\r
-\r
- u32 res;\r
-\r
- /* MCR p14,0,R1,c0,c5,0 */\r
- arm11_run_instr_data_from_core(arm11, 0xEE001E15, &res, 1);\r
-\r
- *buf16++ = res;\r
- }\r
- break;\r
- }\r
-\r
- case 4:\r
-\r
- /* LDC p14,c5,[R0],#4 */\r
- arm11_run_instr_data_from_core(arm11, 0xecb05e01, (u32 *)buffer, count);\r
- break;\r
- }\r
-\r
- arm11_run_instr_data_finish(arm11);\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)\r
-{\r
- FNC_INFO;\r
-\r
- DEBUG("ADDR %08x SIZE %08x COUNT %08x", address, size, count);\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- arm11_run_instr_data_prepare(arm11);\r
-\r
- /* MRC p14,0,r0,c0,c5,0 */\r
- arm11_run_instr_data_to_core1(arm11, 0xee100e15, address);\r
-\r
- switch (size)\r
- {\r
- case 1:\r
- arm11->reg_list[ARM11_RC_R1].dirty = 1;\r
-\r
- while (count--)\r
- {\r
- /* MRC p14,0,r1,c0,c5,0 */\r
- arm11_run_instr_data_to_core1(arm11, 0xee101e15, *buffer++);\r
-\r
- /* strb r1, [r0], #1 */\r
- arm11_run_instr_no_data1(arm11, 0xe4c01001);\r
- }\r
- break;\r
-\r
- case 2:\r
- {\r
- arm11->reg_list[ARM11_RC_R1].dirty = 1;\r
-\r
- u16 * buf16 = (u16*)buffer;\r
-\r
- while (count--)\r
- {\r
- /* MRC p14,0,r1,c0,c5,0 */\r
- arm11_run_instr_data_to_core1(arm11, 0xee101e15, *buf16++);\r
-\r
- /* strh r1, [r0], #2 */\r
- arm11_run_instr_no_data1(arm11, 0xe0c010b2);\r
- }\r
- break;\r
- }\r
-\r
- case 4:\r
- /** \todo TODO: check if buffer cast to u32* might cause alignment problems */\r
-\r
- /* STC p14,c5,[R0],#4 */\r
- arm11_run_instr_data_to_core(arm11, 0xeca05e01, (u32 *)buffer, count);\r
- break;\r
- }\r
-\r
- arm11_run_instr_data_finish(arm11);\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* write target memory in multiples of 4 byte, optimized for writing large quantities of data */\r
-int arm11_bulk_write_memory(struct target_s *target, u32 address, u32 count, u8 *buffer)\r
-{\r
- FNC_INFO;\r
-\r
- return arm11_write_memory(target, address, 4, count, buffer);\r
-}\r
-\r
-\r
-int arm11_checksum_memory(struct target_s *target, u32 address, u32 count, u32* checksum)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* target break-/watchpoint control \r
-* rw: 0 = write, 1 = read, 2 = access\r
-*/\r
-int arm11_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_add_watchpoint(struct target_s *target, watchpoint_t *watchpoint)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_remove_watchpoint(struct target_s *target, watchpoint_t *watchpoint)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-/* target algorithm support */\r
-int arm11_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_param, u32 entry_point, u32 exit_point, int timeout_ms, void *arch_info)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-int arm11_register_commands(struct command_context_s *cmd_ctx)\r
-{\r
- FNC_INFO;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target)\r
-{\r
- FNC_INFO;\r
-\r
- if (argc < 4)\r
- {\r
- ERROR("'target arm11' 4th argument <jtag chain pos>");\r
- exit(-1);\r
- }\r
-\r
- int chain_pos = strtoul(args[3], NULL, 0);\r
-\r
- NEW(arm11_common_t, arm11, 1);\r
-\r
- arm11->target = target;\r
-\r
- /* prepare JTAG information for the new target */\r
- arm11->jtag_info.chain_pos = chain_pos;\r
- arm11->jtag_info.scann_size = 5;\r
-\r
- arm_jtag_setup_connection(&arm11->jtag_info);\r
-\r
- jtag_device_t *device = jtag_get_device(chain_pos);\r
-\r
- if (device->ir_length != 5)\r
- {\r
- ERROR("'target arm11' expects 'jtag_device 5 0x01 0x1F 0x1E'");\r
- exit(-1);\r
- }\r
-\r
- target->arch_info = arm11;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_init_target(struct command_context_s *cmd_ctx, struct target_s *target)\r
-{\r
- FNC_INFO;\r
-\r
- arm11_common_t * arm11 = target->arch_info;\r
-\r
- /* check IDCODE */\r
-\r
- arm11_add_IR(arm11, ARM11_IDCODE, -1);\r
-\r
- scan_field_t idcode_field;\r
-\r
- arm11_setup_field(arm11, 32, NULL, &arm11->device_id, &idcode_field);\r
-\r
- jtag_add_dr_scan_vc(1, &idcode_field, TAP_PD);\r
-\r
- /* check DIDR */\r
-\r
- arm11_add_debug_SCAN_N(arm11, 0x00, -1);\r
-\r
- arm11_add_IR(arm11, ARM11_INTEST, -1);\r
-\r
- scan_field_t chain0_fields[2];\r
-\r
- arm11_setup_field(arm11, 32, NULL, &arm11->didr, chain0_fields + 0);\r
- arm11_setup_field(arm11, 8, NULL, &arm11->implementor, chain0_fields + 1);\r
-\r
- jtag_add_dr_scan_vc(asizeof(chain0_fields), chain0_fields, TAP_RTI);\r
-\r
- jtag_execute_queue();\r
-\r
-\r
- switch (arm11->device_id & 0x0FFFF000)\r
- {\r
- case 0x07B36000: INFO("found ARM1136"); break;\r
- case 0x07B56000: INFO("found ARM1156"); break;\r
- case 0x07B76000: INFO("found ARM1176"); break;\r
- default:\r
- {\r
- ERROR("'target arm11' expects IDCODE 0x*7B*7****");\r
- exit(-1);\r
- }\r
- }\r
-\r
- arm11->brp = ((arm11->didr >> 24) & 0x0F) + 1;\r
- arm11->wrp = ((arm11->didr >> 28) & 0x0F) + 1;\r
-\r
-\r
- DEBUG("IDCODE %08x IMPLEMENTOR %02x DIDR %08x",\r
- arm11->device_id,\r
- arm11->implementor,\r
- arm11->didr);\r
-\r
- arm11_build_reg_cache(target);\r
-\r
-\r
- /* as a side-effect this reads DSCR and thus\r
- * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag\r
- * as suggested by the spec.\r
- */\r
-\r
- arm11_check_init(arm11, NULL);\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-int arm11_quit(void)\r
-{\r
- FNC_INFO_NOTIMPLEMENTED;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-/** Load a register that is marked !valid in the register cache */\r
-int arm11_get_reg(reg_t *reg)\r
-{\r
- FNC_INFO;\r
-\r
- target_t * target = ((arm11_reg_state_t *)reg->arch_info)->target;\r
-\r
- if (target->state != TARGET_HALTED)\r
- {\r
- return ERROR_TARGET_NOT_HALTED;\r
- }\r
-\r
- /** \todo TODO: Check this. We assume that all registers are fetched debug entry. */\r
-\r
-#if 0\r
- arm11_common_t *arm11 = target->arch_info;\r
- const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;\r
-#endif\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-/** Change a value in the register cache */\r
-int arm11_set_reg(reg_t *reg, u8 *buf)\r
-{\r
- FNC_INFO;\r
-\r
- target_t * target = ((arm11_reg_state_t *)reg->arch_info)->target;\r
- arm11_common_t *arm11 = target->arch_info;\r
-// const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;\r
-\r
- arm11->reg_values[((arm11_reg_state_t *)reg->arch_info)->def_index] = buf_get_u32(buf, 0, 32);\r
- reg->valid = 1;\r
- reg->dirty = 1;\r
-\r
- return ERROR_OK;\r
-}\r
-\r
-\r
-void arm11_build_reg_cache(target_t *target)\r
-{\r
- arm11_common_t *arm11 = target->arch_info;\r
-\r
- NEW(reg_cache_t, cache, 1);\r
- NEW(reg_t, reg_list, ARM11_REGCACHE_COUNT);\r
- NEW(arm11_reg_state_t, arm11_reg_states, ARM11_REGCACHE_COUNT);\r
-\r
- if (arm11_regs_arch_type == -1)\r
- arm11_regs_arch_type = register_reg_arch_type(arm11_get_reg, arm11_set_reg);\r
-\r
- arm11->reg_list = reg_list;\r
-\r
- /* Build the process context cache */ \r
- cache->name = "arm11 registers";\r
- cache->next = NULL;\r
- cache->reg_list = reg_list;\r
- cache->num_regs = ARM11_REGCACHE_COUNT;\r
-\r
- reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);\r
- (*cache_p) = cache;\r
-\r
-// armv7m->core_cache = cache;\r
-// armv7m->process_context = cache;\r
-\r
- size_t i;\r
-\r
- /* Not very elegant assertion */\r
- if (ARM11_REGCACHE_COUNT != asizeof(arm11->reg_values) ||\r
- ARM11_REGCACHE_COUNT != asizeof(arm11_reg_defs) ||\r
- ARM11_REGCACHE_COUNT != ARM11_RC_MAX)\r
- {\r
- ERROR("arm11->reg_values inconsistent (%d %d %d %d)", ARM11_REGCACHE_COUNT, asizeof(arm11->reg_values), asizeof(arm11_reg_defs), ARM11_RC_MAX);\r
- exit(-1);\r
- }\r
-\r
- for (i = 0; i < ARM11_REGCACHE_COUNT; i++)\r
- {\r
- reg_t * r = reg_list + i;\r
- const arm11_reg_defs_t * rd = arm11_reg_defs + i;\r
- arm11_reg_state_t * rs = arm11_reg_states + i;\r
-\r
- r->name = rd->name;\r
- r->size = 32;\r
- r->value = (u8 *)(arm11->reg_values + i);\r
- r->dirty = 0;\r
- r->valid = 0;\r
- r->bitfield_desc = NULL;\r
- r->num_bitfields = 0;\r
- r->arch_type = arm11_regs_arch_type;\r
- r->arch_info = rs;\r
-\r
- rs->def_index = i;\r
- rs->target = target;\r
- }\r
-}\r
-\r
-#if 0\r
- arm11_run_instr_data_prepare(arm11);\r
-\r
- /* MRC p14,0,r0,c0,c5,0 */\r
- arm11_run_instr_data_to_core(arm11, 0xee100e15, 0xCA00003C);\r
- /* MRC p14,0,r1,c0,c5,0 */\r
- arm11_run_instr_data_to_core(arm11, 0xee101e15, 0xFFFFFFFF);\r
-\r
- arm11_run_instr_data_finish(arm11);\r
-#endif\r
-\r
-\r
+/***************************************************************************
+ * Copyright (C) 2008 digenius technology GmbH. *
+ * *
+ * This program is free software; you can redistribute it and/or modify *
+ * it under the terms of the GNU General Public License as published by *
+ * the Free Software Foundation; either version 2 of the License, or *
+ * (at your option) any later version. *
+ * *
+ * This program is distributed in the hope that it will be useful, *
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of *
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
+ * GNU General Public License for more details. *
+ * *
+ * You should have received a copy of the GNU General Public License *
+ * along with this program; if not, write to the *
+ * Free Software Foundation, Inc., *
+ * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
+ ***************************************************************************/
+
+#ifdef HAVE_CONFIG_H
+#include "config.h"
+#endif
+
+#include "arm11.h"
+#include "jtag.h"
+#include "log.h"
+
+#include <stdlib.h>
+#include <string.h>
+
+#if 0
+#define _DEBUG_INSTRUCTION_EXECUTION_
+#endif
+
+
+#if 0
+#define FNC_INFO DEBUG("-")
+#else
+#define FNC_INFO
+#endif
+
+#if 1
+#define FNC_INFO_NOTIMPLEMENTED do { DEBUG("NOT IMPLEMENTED"); /*exit(-1);*/ } while (0)
+#else
+#define FNC_INFO_NOTIMPLEMENTED
+#endif
+
+static void arm11_on_enter_debug_state(arm11_common_t * arm11);
+
+
+#define ARM11_HANDLER(x) \
+ .x = arm11_##x
+
+target_type_t arm11_target =
+{
+ .name = "arm11",
+
+ ARM11_HANDLER(poll),
+ ARM11_HANDLER(arch_state),
+
+ ARM11_HANDLER(target_request_data),
+
+ ARM11_HANDLER(halt),
+ ARM11_HANDLER(resume),
+ ARM11_HANDLER(step),
+
+ ARM11_HANDLER(assert_reset),
+ ARM11_HANDLER(deassert_reset),
+ ARM11_HANDLER(soft_reset_halt),
+ ARM11_HANDLER(prepare_reset_halt),
+
+ ARM11_HANDLER(get_gdb_reg_list),
+
+ ARM11_HANDLER(read_memory),
+ ARM11_HANDLER(write_memory),
+
+ ARM11_HANDLER(bulk_write_memory),
+
+ ARM11_HANDLER(checksum_memory),
+
+ ARM11_HANDLER(add_breakpoint),
+ ARM11_HANDLER(remove_breakpoint),
+ ARM11_HANDLER(add_watchpoint),
+ ARM11_HANDLER(remove_watchpoint),
+
+ ARM11_HANDLER(run_algorithm),
+
+ ARM11_HANDLER(register_commands),
+ ARM11_HANDLER(target_command),
+ ARM11_HANDLER(init_target),
+ ARM11_HANDLER(quit),
+};
+
+int arm11_regs_arch_type = -1;
+
+
+enum arm11_regtype
+{
+ ARM11_REGISTER_CORE,
+ ARM11_REGISTER_CPSR,
+
+ ARM11_REGISTER_FX,
+ ARM11_REGISTER_FPS,
+
+ ARM11_REGISTER_FIQ,
+ ARM11_REGISTER_SVC,
+ ARM11_REGISTER_ABT,
+ ARM11_REGISTER_IRQ,
+ ARM11_REGISTER_UND,
+ ARM11_REGISTER_MON,
+
+ ARM11_REGISTER_SPSR_FIQ,
+ ARM11_REGISTER_SPSR_SVC,
+ ARM11_REGISTER_SPSR_ABT,
+ ARM11_REGISTER_SPSR_IRQ,
+ ARM11_REGISTER_SPSR_UND,
+ ARM11_REGISTER_SPSR_MON,
+
+ /* debug regs */
+ ARM11_REGISTER_DSCR,
+ ARM11_REGISTER_WDTR,
+ ARM11_REGISTER_RDTR,
+};
+
+
+typedef struct arm11_reg_defs_s
+{
+ char * name;
+ u32 num;
+ int gdb_num;
+ enum arm11_regtype type;
+} arm11_reg_defs_t;
+
+/* update arm11_regcache_ids when changing this */
+static const arm11_reg_defs_t arm11_reg_defs[] =
+{
+ {"r0", 0, 0, ARM11_REGISTER_CORE},
+ {"r1", 1, 1, ARM11_REGISTER_CORE},
+ {"r2", 2, 2, ARM11_REGISTER_CORE},
+ {"r3", 3, 3, ARM11_REGISTER_CORE},
+ {"r4", 4, 4, ARM11_REGISTER_CORE},
+ {"r5", 5, 5, ARM11_REGISTER_CORE},
+ {"r6", 6, 6, ARM11_REGISTER_CORE},
+ {"r7", 7, 7, ARM11_REGISTER_CORE},
+ {"r8", 8, 8, ARM11_REGISTER_CORE},
+ {"r9", 9, 9, ARM11_REGISTER_CORE},
+ {"r10", 10, 10, ARM11_REGISTER_CORE},
+ {"r11", 11, 11, ARM11_REGISTER_CORE},
+ {"r12", 12, 12, ARM11_REGISTER_CORE},
+ {"sp", 13, 13, ARM11_REGISTER_CORE},
+ {"lr", 14, 14, ARM11_REGISTER_CORE},
+ {"pc", 15, 15, ARM11_REGISTER_CORE},
+
+#if ARM11_REGCACHE_FREGS
+ {"f0", 0, 16, ARM11_REGISTER_FX},
+ {"f1", 1, 17, ARM11_REGISTER_FX},
+ {"f2", 2, 18, ARM11_REGISTER_FX},
+ {"f3", 3, 19, ARM11_REGISTER_FX},
+ {"f4", 4, 20, ARM11_REGISTER_FX},
+ {"f5", 5, 21, ARM11_REGISTER_FX},
+ {"f6", 6, 22, ARM11_REGISTER_FX},
+ {"f7", 7, 23, ARM11_REGISTER_FX},
+ {"fps", 0, 24, ARM11_REGISTER_FPS},
+#endif
+
+ {"cpsr", 0, 25, ARM11_REGISTER_CPSR},
+
+#if ARM11_REGCACHE_MODEREGS
+ {"r8_fiq", 8, -1, ARM11_REGISTER_FIQ},
+ {"r9_fiq", 9, -1, ARM11_REGISTER_FIQ},
+ {"r10_fiq", 10, -1, ARM11_REGISTER_FIQ},
+ {"r11_fiq", 11, -1, ARM11_REGISTER_FIQ},
+ {"r12_fiq", 12, -1, ARM11_REGISTER_FIQ},
+ {"r13_fiq", 13, -1, ARM11_REGISTER_FIQ},
+ {"r14_fiq", 14, -1, ARM11_REGISTER_FIQ},
+ {"spsr_fiq", 0, -1, ARM11_REGISTER_SPSR_FIQ},
+
+ {"r13_svc", 13, -1, ARM11_REGISTER_SVC},
+ {"r14_svc", 14, -1, ARM11_REGISTER_SVC},
+ {"spsr_svc", 0, -1, ARM11_REGISTER_SPSR_SVC},
+
+ {"r13_abt", 13, -1, ARM11_REGISTER_ABT},
+ {"r14_abt", 14, -1, ARM11_REGISTER_ABT},
+ {"spsr_abt", 0, -1, ARM11_REGISTER_SPSR_ABT},
+
+ {"r13_irq", 13, -1, ARM11_REGISTER_IRQ},
+ {"r14_irq", 14, -1, ARM11_REGISTER_IRQ},
+ {"spsr_irq", 0, -1, ARM11_REGISTER_SPSR_IRQ},
+
+ {"r13_und", 13, -1, ARM11_REGISTER_UND},
+ {"r14_und", 14, -1, ARM11_REGISTER_UND},
+ {"spsr_und", 0, -1, ARM11_REGISTER_SPSR_UND},
+
+ /* ARM1176 only */
+ {"r13_mon", 13, -1, ARM11_REGISTER_MON},
+ {"r14_mon", 14, -1, ARM11_REGISTER_MON},
+ {"spsr_mon", 0, -1, ARM11_REGISTER_SPSR_MON},
+#endif
+
+ /* Debug Registers */
+ {"dscr", 0, -1, ARM11_REGISTER_DSCR},
+ {"wdtr", 0, -1, ARM11_REGISTER_WDTR},
+ {"rdtr", 0, -1, ARM11_REGISTER_RDTR},
+};
+
+enum arm11_regcache_ids
+{
+ ARM11_RC_R0,
+ ARM11_RC_RX = ARM11_RC_R0,
+
+ ARM11_RC_R1,
+ ARM11_RC_R2,
+ ARM11_RC_R3,
+ ARM11_RC_R4,
+ ARM11_RC_R5,
+ ARM11_RC_R6,
+ ARM11_RC_R7,
+ ARM11_RC_R8,
+ ARM11_RC_R9,
+ ARM11_RC_R10,
+ ARM11_RC_R11,
+ ARM11_RC_R12,
+ ARM11_RC_R13,
+ ARM11_RC_SP = ARM11_RC_R13,
+ ARM11_RC_R14,
+ ARM11_RC_LR = ARM11_RC_R14,
+ ARM11_RC_R15,
+ ARM11_RC_PC = ARM11_RC_R15,
+
+#if ARM11_REGCACHE_FREGS
+ ARM11_RC_F0,
+ ARM11_RC_FX = ARM11_RC_F0,
+ ARM11_RC_F1,
+ ARM11_RC_F2,
+ ARM11_RC_F3,
+ ARM11_RC_F4,
+ ARM11_RC_F5,
+ ARM11_RC_F6,
+ ARM11_RC_F7,
+ ARM11_RC_FPS,
+#endif
+
+ ARM11_RC_CPSR,
+
+#if ARM11_REGCACHE_MODEREGS
+ ARM11_RC_R8_FIQ,
+ ARM11_RC_R9_FIQ,
+ ARM11_RC_R10_FIQ,
+ ARM11_RC_R11_FIQ,
+ ARM11_RC_R12_FIQ,
+ ARM11_RC_R13_FIQ,
+ ARM11_RC_R14_FIQ,
+ ARM11_RC_SPSR_FIQ,
+
+ ARM11_RC_R13_SVC,
+ ARM11_RC_R14_SVC,
+ ARM11_RC_SPSR_SVC,
+
+ ARM11_RC_R13_ABT,
+ ARM11_RC_R14_ABT,
+ ARM11_RC_SPSR_ABT,
+
+ ARM11_RC_R13_IRQ,
+ ARM11_RC_R14_IRQ,
+ ARM11_RC_SPSR_IRQ,
+
+ ARM11_RC_R13_UND,
+ ARM11_RC_R14_UND,
+ ARM11_RC_SPSR_UND,
+
+ ARM11_RC_R13_MON,
+ ARM11_RC_R14_MON,
+ ARM11_RC_SPSR_MON,
+#endif
+
+ ARM11_RC_DSCR,
+ ARM11_RC_WDTR,
+ ARM11_RC_RDTR,
+
+
+ ARM11_RC_MAX,
+};
+
+#define ARM11_GDB_REGISTER_COUNT 26
+
+u8 arm11_gdb_dummy_fp_value[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
+
+reg_t arm11_gdb_dummy_fp_reg =
+{
+ "GDB dummy floating-point register", arm11_gdb_dummy_fp_value, 0, 1, 96, NULL, 0, NULL, 0
+};
+
+u8 arm11_gdb_dummy_fps_value[] = {0, 0, 0, 0};
+
+reg_t arm11_gdb_dummy_fps_reg =
+{
+ "GDB dummy floating-point status register", arm11_gdb_dummy_fps_value, 0, 1, 32, NULL, 0, NULL, 0
+};
+
+
+
+/** Check and if necessary take control of the system
+ *
+ * \param arm11 Target state variable.
+ * \param dscr If the current DSCR content is
+ * available a pointer to a word holding the
+ * DSCR can be passed. Otherwise use NULL.
+ */
+void arm11_check_init(arm11_common_t * arm11, u32 * dscr)
+{
+ FNC_INFO;
+
+ u32 dscr_local_tmp_copy;
+
+ if (!dscr)
+ {
+ dscr = &dscr_local_tmp_copy;
+ *dscr = arm11_read_DSCR(arm11);
+ }
+
+ if (!(*dscr & ARM11_DSCR_MODE_SELECT))
+ {
+ DEBUG("Bringing target into debug mode");
+
+ *dscr |= ARM11_DSCR_MODE_SELECT; /* Halt debug-mode */
+ arm11_write_DSCR(arm11, *dscr);
+
+ /* add further reset initialization here */
+
+ if (*dscr & ARM11_DSCR_CORE_HALTED)
+ {
+ arm11->target->state = TARGET_HALTED;
+ arm11->target->debug_reason = arm11_get_DSCR_debug_reason(*dscr);
+ }
+ else
+ {
+ arm11->target->state = TARGET_RUNNING;
+ arm11->target->debug_reason = DBG_REASON_NOTHALTED;
+ }
+
+ arm11_sc7_clear_bw(arm11);
+ }
+}
+
+
+
+#define R(x) \
+ (arm11->reg_values[ARM11_RC_##x])
+
+/** Save processor state.
+ *
+ * This is called when the HALT instruction has succeeded
+ * or on other occasions that stop the processor.
+ *
+ */
+static void arm11_on_enter_debug_state(arm11_common_t * arm11)
+{
+ FNC_INFO;
+
+ {size_t i;
+ for(i = 0; i < asizeof(arm11->reg_values); i++)
+ {
+ arm11->reg_list[i].valid = 1;
+ arm11->reg_list[i].dirty = 0;
+ }}
+
+ /* Save DSCR */
+
+ R(DSCR) = arm11_read_DSCR(arm11);
+
+ /* Save wDTR */
+
+ if (R(DSCR) & ARM11_DSCR_WDTR_FULL)
+ {
+ arm11_add_debug_SCAN_N(arm11, 0x05, -1);
+
+ arm11_add_IR(arm11, ARM11_INTEST, -1);
+
+ scan_field_t chain5_fields[3];
+
+ arm11_setup_field(arm11, 32, NULL, &R(WDTR), chain5_fields + 0);
+ arm11_setup_field(arm11, 1, NULL, NULL, chain5_fields + 1);
+ arm11_setup_field(arm11, 1, NULL, NULL, chain5_fields + 2);
+
+ jtag_add_dr_scan_vc(asizeof(chain5_fields), chain5_fields, TAP_PD);
+ }
+ else
+ {
+ arm11->reg_list[ARM11_RC_WDTR].valid = 0;
+ }
+
+
+ /* DSCR: set ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE */
+ /* ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode", but not to issue ITRs
+ ARM1136 seems to require this to issue ITR's as well */
+
+ u32 new_dscr = R(DSCR) | ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE;
+
+ /* this executes JTAG queue: */
+
+ arm11_write_DSCR(arm11, new_dscr);
+
+// jtag_execute_queue();
+
+
+
+// DEBUG("SAVE DSCR %08x", R(DSCR));
+
+// if (R(DSCR) & ARM11_DSCR_WDTR_FULL)
+// DEBUG("SAVE wDTR %08x", R(WDTR));
+
+
+ /* From the spec:
+ Before executing any instruction in debug state you have to drain the write buffer.
+ This ensures that no imprecise Data Aborts can return at a later point:*/
+
+ /** \todo TODO: Test drain write buffer. */
+
+#if 0
+ while (1)
+ {
+ /* MRC p14,0,R0,c5,c10,0 */
+// arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);
+
+ /* mcr 15, 0, r0, cr7, cr10, {4} */
+ arm11_run_instr_no_data1(arm11, 0xee070f9a);
+
+ u32 dscr = arm11_read_DSCR(arm11);
+
+ DEBUG("DRAIN, DSCR %08x", dscr);
+
+ if (dscr & ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT)
+ {
+ arm11_run_instr_no_data1(arm11, 0xe320f000);
+
+ dscr = arm11_read_DSCR(arm11);
+
+ DEBUG("DRAIN, DSCR %08x (DONE)", dscr);
+
+ break;
+ }
+ }
+#endif
+
+
+ arm11_run_instr_data_prepare(arm11);
+
+ /* save r0 - r14 */
+
+
+ /** \todo TODO: handle other mode registers */
+
+ {size_t i;
+ for (i = 0; i < 15; i++)
+ {
+ /* MCR p14,0,R?,c0,c5,0 */
+ arm11_run_instr_data_from_core(arm11, 0xEE000E15 | (i << 12), &R(RX + i), 1);
+ }}
+
+
+ /* save rDTR */
+
+ /* check rDTRfull in DSCR */
+
+ if (R(DSCR) & ARM11_DSCR_RDTR_FULL)
+ {
+ /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */
+ arm11_run_instr_data_from_core_via_r0(arm11, 0xEE100E15, &R(RDTR));
+ }
+ else
+ {
+ arm11->reg_list[ARM11_RC_RDTR].valid = 0;
+ }
+
+ /* save CPSR */
+
+ /* MRS r0,CPSR (move CPSR -> r0 (-> wDTR -> local var)) */
+ arm11_run_instr_data_from_core_via_r0(arm11, 0xE10F0000, &R(CPSR));
+
+ /* save PC */
+
+ /* MOV R0,PC (move PC -> r0 (-> wDTR -> local var)) */
+ arm11_run_instr_data_from_core_via_r0(arm11, 0xE1A0000F, &R(PC));
+
+ /* adjust PC depending on ARM state */
+
+ if (R(CPSR) & ARM11_CPSR_J) /* Java state */
+ {
+ arm11->reg_values[ARM11_RC_PC] -= 0;
+ }
+ else if (R(CPSR) & ARM11_CPSR_T) /* Thumb state */
+ {
+ arm11->reg_values[ARM11_RC_PC] -= 4;
+ }
+ else /* ARM state */
+ {
+ arm11->reg_values[ARM11_RC_PC] -= 8;
+ }
+
+// DEBUG("SAVE PC %08x", R(PC));
+
+ arm11_run_instr_data_finish(arm11);
+
+
+ {size_t i;
+ for(i = 0; i < ARM11_REGCACHE_COUNT; i++)
+ {
+ if (!arm11->reg_list[i].valid)
+ {
+ if (arm11->reg_history[i].valid)
+ INFO("%8s INVALID (%08x)", arm11_reg_defs[i].name, arm11->reg_history[i].value);
+ }
+ else
+ {
+ if (arm11->reg_history[i].valid)
+ {
+ if (arm11->reg_history[i].value != arm11->reg_values[i])
+ INFO("%8s %08x (%08x)", arm11_reg_defs[i].name, arm11->reg_values[i], arm11->reg_history[i].value);
+ }
+ else
+ {
+ INFO("%8s %08x (INVALID)", arm11_reg_defs[i].name, arm11->reg_values[i]);
+ }
+ }
+ }}
+}
+
+
+/** Restore processor state
+ *
+ * This is called in preparation for the RESTART function.
+ *
+ */
+void arm11_leave_debug_state(arm11_common_t * arm11)
+{
+ FNC_INFO;
+
+ arm11_run_instr_data_prepare(arm11);
+
+ /** \todo TODO: handle other mode registers */
+
+ /* restore R1 - R14 */
+ {size_t i;
+ for (i = 1; i < 15; i++)
+ {
+ if (!arm11->reg_list[ARM11_RC_RX + i].dirty)
+ continue;
+
+ /* MRC p14,0,r?,c0,c5,0 */
+ arm11_run_instr_data_to_core1(arm11, 0xee100e15 | (i << 12), R(RX + i));
+
+// DEBUG("RESTORE R%d %08x", i, R(RX + i));
+ }}
+
+ arm11_run_instr_data_finish(arm11);
+
+
+ /* spec says clear wDTR and rDTR; we assume they are clear as
+ otherwide out programming would be sloppy */
+
+ {
+ u32 DSCR = arm11_read_DSCR(arm11);
+
+ if (DSCR & (ARM11_DSCR_RDTR_FULL | ARM11_DSCR_WDTR_FULL))
+ {
+ ERROR("wDTR/rDTR inconsistent (DSCR %08x)", DSCR);
+ }
+ }
+
+ arm11_run_instr_data_prepare(arm11);
+
+ /* restore original wDTR */
+
+ if ((R(DSCR) & ARM11_DSCR_WDTR_FULL) || arm11->reg_list[ARM11_RC_WDTR].dirty)
+ {
+ /* MCR p14,0,R0,c0,c5,0 */
+ arm11_run_instr_data_to_core_via_r0(arm11, 0xee000e15, R(WDTR));
+ }
+
+ /* restore CPSR */
+
+ /* MSR CPSR,R0*/
+ arm11_run_instr_data_to_core_via_r0(arm11, 0xe129f000, R(CPSR));
+
+
+ /* restore PC */
+
+ /* MOV PC,R0 */
+ arm11_run_instr_data_to_core_via_r0(arm11, 0xe1a0f000, R(PC));
+
+
+ /* restore R0 */
+
+ /* MRC p14,0,r0,c0,c5,0 */
+ arm11_run_instr_data_to_core1(arm11, 0xee100e15, R(R0));
+
+ arm11_run_instr_data_finish(arm11);
+
+
+ /* restore DSCR */
+
+ arm11_write_DSCR(arm11, R(DSCR));
+
+
+ /* restore rDTR */
+
+ if (R(DSCR) & ARM11_DSCR_RDTR_FULL || arm11->reg_list[ARM11_RC_RDTR].dirty)
+ {
+ arm11_add_debug_SCAN_N(arm11, 0x05, -1);
+
+ arm11_add_IR(arm11, ARM11_EXTEST, -1);
+
+ scan_field_t chain5_fields[3];
+
+ u8 Ready = 0; /* ignored */
+ u8 Valid = 0; /* ignored */
+
+ arm11_setup_field(arm11, 32, &R(RDTR), NULL, chain5_fields + 0);
+ arm11_setup_field(arm11, 1, &Ready, NULL, chain5_fields + 1);
+ arm11_setup_field(arm11, 1, &Valid, NULL, chain5_fields + 2);
+
+ jtag_add_dr_scan_vc(asizeof(chain5_fields), chain5_fields, TAP_PD);
+ }
+
+
+ {size_t i;
+ for(i = 0; i < ARM11_REGCACHE_COUNT; i++)
+ {
+ arm11->reg_history[i].value = arm11->reg_values[i];
+ arm11->reg_history[i].valid = arm11->reg_list[i].valid;
+
+ arm11->reg_list[i].valid = 0;
+ arm11->reg_list[i].dirty = 0;
+ }}
+}
+
+
+/* poll current target status */
+int arm11_poll(struct target_s *target)
+{
+ FNC_INFO;
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ if (arm11->trst_active)
+ return ERROR_OK;
+
+ u32 dscr = arm11_read_DSCR(arm11);
+
+ DEBUG("DSCR %08x", dscr);
+
+ arm11_check_init(arm11, &dscr);
+
+ if (dscr & ARM11_DSCR_CORE_HALTED)
+ {
+// DEBUG("CH %d", target->state);
+
+ if (target->state != TARGET_HALTED)
+ {
+ DEBUG("enter TARGET_HALTED");
+ target->state = TARGET_HALTED;
+ target->debug_reason = arm11_get_DSCR_debug_reason(dscr);
+ arm11_on_enter_debug_state(arm11);
+ }
+ }
+ else
+ {
+// DEBUG("CR %d", target->state);
+
+ if (target->state != TARGET_RUNNING)
+ {
+ DEBUG("enter TARGET_RUNNING");
+ target->state = TARGET_RUNNING;
+ target->debug_reason = DBG_REASON_NOTHALTED;
+ }
+ }
+
+ return ERROR_OK;
+}
+/* architecture specific status reply */
+int arm11_arch_state(struct target_s *target)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+
+/* target request support */
+int arm11_target_request_data(struct target_s *target, u32 size, u8 *buffer)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+
+
+/* target execution control */
+int arm11_halt(struct target_s *target)
+{
+ FNC_INFO;
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ DEBUG("target->state: %s", target_state_strings[target->state]);
+
+ if (target->state == TARGET_HALTED)
+ {
+ WARNING("target was already halted");
+ return ERROR_TARGET_ALREADY_HALTED;
+ }
+
+ if (arm11->trst_active)
+ {
+ arm11->halt_requested = true;
+ return ERROR_OK;
+ }
+
+ arm11_add_IR(arm11, ARM11_HALT, TAP_RTI);
+
+ jtag_execute_queue();
+
+ u32 dscr;
+
+ while (1)
+ {
+ dscr = arm11_read_DSCR(arm11);
+
+ if (dscr & ARM11_DSCR_CORE_HALTED)
+ break;
+ }
+
+ arm11_on_enter_debug_state(arm11);
+
+ target->state = TARGET_HALTED;
+ target->debug_reason = arm11_get_DSCR_debug_reason(dscr);
+
+ return ERROR_OK;
+}
+
+
+int arm11_resume(struct target_s *target, int current, u32 address, int handle_breakpoints, int debug_execution)
+{
+ FNC_INFO;
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ DEBUG("target->state: %s", target_state_strings[target->state]);
+
+ if (target->state != TARGET_HALTED)
+ {
+ WARNING("target was not halted");
+ return ERROR_TARGET_NOT_HALTED;
+ }
+
+ if (!current)
+ R(PC) = address;
+
+ target->state = TARGET_RUNNING;
+ target->debug_reason = DBG_REASON_NOTHALTED;
+
+ arm11_leave_debug_state(arm11);
+
+ arm11_add_IR(arm11, ARM11_RESTART, TAP_RTI);
+
+ jtag_execute_queue();
+
+ while (1)
+ {
+ u32 dscr = arm11_read_DSCR(arm11);
+
+ DEBUG("DSCR %08x", dscr);
+
+ if (dscr & ARM11_DSCR_CORE_RESTARTED)
+ break;
+ }
+
+ DEBUG("RES %d", target->state);
+
+ return ERROR_OK;
+}
+
+int arm11_step(struct target_s *target, int current, u32 address, int handle_breakpoints)
+{
+ FNC_INFO;
+
+ DEBUG("target->state: %s", target_state_strings[target->state]);
+
+ if (target->state != TARGET_HALTED)
+ {
+ WARNING("target was not halted");
+ return ERROR_TARGET_NOT_HALTED;
+ }
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ /** \todo TODO: check if break-/watchpoints make any sense at all in combination
+ * with this. */
+
+ /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively
+ the VCR might be something worth looking into. */
+
+ /* Set up breakpoint for stepping */
+
+ arm11_sc7_action_t brp[2];
+
+ brp[0].write = 1;
+ brp[0].address = ARM11_SC7_BVR0;
+ brp[0].value = R(PC);
+ brp[1].write = 1;
+ brp[1].address = ARM11_SC7_BCR0;
+ brp[1].value = 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (2 << 21);
+
+ arm11_sc7_run(arm11, brp, asizeof(brp));
+
+ /* resume */
+
+ arm11_leave_debug_state(arm11);
+
+ arm11_add_IR(arm11, ARM11_RESTART, TAP_RTI);
+
+ jtag_execute_queue();
+
+ /** \todo TODO: add a timeout */
+
+ /* wait for halt */
+
+ while (1)
+ {
+ u32 dscr = arm11_read_DSCR(arm11);
+
+ DEBUG("DSCR %08x", dscr);
+
+ if ((dscr & (ARM11_DSCR_CORE_RESTARTED | ARM11_DSCR_CORE_HALTED)) ==
+ (ARM11_DSCR_CORE_RESTARTED | ARM11_DSCR_CORE_HALTED))
+ break;
+ }
+
+
+ /* clear breakpoint */
+
+ arm11_sc7_clear_bw(arm11);
+
+
+ /* save state */
+
+ arm11_on_enter_debug_state(arm11);
+
+// target->state = TARGET_HALTED;
+ target->debug_reason = DBG_REASON_SINGLESTEP;
+
+ return ERROR_OK;
+}
+
+
+/* target reset control */
+int arm11_assert_reset(struct target_s *target)
+{
+ FNC_INFO;
+
+#if 0
+ /* assert reset lines */
+ /* resets only the DBGTAP, not the ARM */
+
+ jtag_add_reset(1, 0);
+ jtag_add_sleep(5000);
+
+ arm11_common_t * arm11 = target->arch_info;
+ arm11->trst_active = true;
+#endif
+
+ return ERROR_OK;
+}
+
+int arm11_deassert_reset(struct target_s *target)
+{
+ FNC_INFO;
+
+#if 0
+ DEBUG("target->state: %s", target_state_strings[target->state]);
+
+ /* deassert reset lines */
+ jtag_add_reset(0, 0);
+
+ arm11_common_t * arm11 = target->arch_info;
+ arm11->trst_active = false;
+
+ if (arm11->halt_requested)
+ return arm11_halt(target);
+#endif
+
+ return ERROR_OK;
+}
+
+int arm11_soft_reset_halt(struct target_s *target)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+int arm11_prepare_reset_halt(struct target_s *target)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+
+/* target register access for gdb */
+int arm11_get_gdb_reg_list(struct target_s *target, struct reg_s **reg_list[], int *reg_list_size)
+{
+ FNC_INFO;
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ if (target->state != TARGET_HALTED)
+ {
+ return ERROR_TARGET_NOT_HALTED;
+ }
+
+ *reg_list_size = ARM11_GDB_REGISTER_COUNT;
+ *reg_list = malloc(sizeof(reg_t*) * ARM11_GDB_REGISTER_COUNT);
+
+ {size_t i;
+ for (i = 16; i < 24; i++)
+ {
+ (*reg_list)[i] = &arm11_gdb_dummy_fp_reg;
+ }}
+
+ (*reg_list)[24] = &arm11_gdb_dummy_fps_reg;
+
+
+ {size_t i;
+ for (i = 0; i < ARM11_REGCACHE_COUNT; i++)
+ {
+ if (arm11_reg_defs[i].gdb_num == -1)
+ continue;
+
+ (*reg_list)[arm11_reg_defs[i].gdb_num] = arm11->reg_list + i;
+ }}
+
+ return ERROR_OK;
+}
+
+
+/* target memory access
+* size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
+* count: number of items of <size>
+*/
+int arm11_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
+{
+ /** \todo TODO: check if buffer cast to u32* and u16* might cause alignment problems */
+
+ FNC_INFO;
+
+ DEBUG("ADDR %08x SIZE %08x COUNT %08x", address, size, count);
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ arm11_run_instr_data_prepare(arm11);
+
+ /* MRC p14,0,r0,c0,c5,0 */
+ arm11_run_instr_data_to_core1(arm11, 0xee100e15, address);
+
+ switch (size)
+ {
+ case 1:
+ /** \todo TODO: check if dirty is the right choice to force a rewrite on arm11_resume() */
+ arm11->reg_list[ARM11_RC_R1].dirty = 1;
+
+ while (count--)
+ {
+ /* ldrb r1, [r0], #1 */
+ arm11_run_instr_no_data1(arm11, 0xe4d01001);
+
+ u32 res;
+ /* MCR p14,0,R1,c0,c5,0 */
+ arm11_run_instr_data_from_core(arm11, 0xEE001E15, &res, 1);
+
+ *buffer++ = res;
+ }
+ break;
+
+ case 2:
+ {
+ arm11->reg_list[ARM11_RC_R1].dirty = 1;
+
+ u16 * buf16 = (u16*)buffer;
+
+ while (count--)
+ {
+ /* ldrh r1, [r0], #2 */
+ arm11_run_instr_no_data1(arm11, 0xe0d010b2);
+
+ u32 res;
+
+ /* MCR p14,0,R1,c0,c5,0 */
+ arm11_run_instr_data_from_core(arm11, 0xEE001E15, &res, 1);
+
+ *buf16++ = res;
+ }
+ break;
+ }
+
+ case 4:
+
+ /* LDC p14,c5,[R0],#4 */
+ arm11_run_instr_data_from_core(arm11, 0xecb05e01, (u32 *)buffer, count);
+ break;
+ }
+
+ arm11_run_instr_data_finish(arm11);
+
+ return ERROR_OK;
+}
+
+int arm11_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
+{
+ FNC_INFO;
+
+ DEBUG("ADDR %08x SIZE %08x COUNT %08x", address, size, count);
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ arm11_run_instr_data_prepare(arm11);
+
+ /* MRC p14,0,r0,c0,c5,0 */
+ arm11_run_instr_data_to_core1(arm11, 0xee100e15, address);
+
+ switch (size)
+ {
+ case 1:
+ arm11->reg_list[ARM11_RC_R1].dirty = 1;
+
+ while (count--)
+ {
+ /* MRC p14,0,r1,c0,c5,0 */
+ arm11_run_instr_data_to_core1(arm11, 0xee101e15, *buffer++);
+
+ /* strb r1, [r0], #1 */
+ arm11_run_instr_no_data1(arm11, 0xe4c01001);
+ }
+ break;
+
+ case 2:
+ {
+ arm11->reg_list[ARM11_RC_R1].dirty = 1;
+
+ u16 * buf16 = (u16*)buffer;
+
+ while (count--)
+ {
+ /* MRC p14,0,r1,c0,c5,0 */
+ arm11_run_instr_data_to_core1(arm11, 0xee101e15, *buf16++);
+
+ /* strh r1, [r0], #2 */
+ arm11_run_instr_no_data1(arm11, 0xe0c010b2);
+ }
+ break;
+ }
+
+ case 4:
+ /** \todo TODO: check if buffer cast to u32* might cause alignment problems */
+
+ /* STC p14,c5,[R0],#4 */
+ arm11_run_instr_data_to_core(arm11, 0xeca05e01, (u32 *)buffer, count);
+ break;
+ }
+
+ arm11_run_instr_data_finish(arm11);
+
+ return ERROR_OK;
+}
+
+
+/* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
+int arm11_bulk_write_memory(struct target_s *target, u32 address, u32 count, u8 *buffer)
+{
+ FNC_INFO;
+
+ return arm11_write_memory(target, address, 4, count, buffer);
+}
+
+
+int arm11_checksum_memory(struct target_s *target, u32 address, u32 count, u32* checksum)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+
+/* target break-/watchpoint control
+* rw: 0 = write, 1 = read, 2 = access
+*/
+int arm11_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+int arm11_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+int arm11_add_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+int arm11_remove_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+
+/* target algorithm support */
+int arm11_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_param, u32 entry_point, u32 exit_point, int timeout_ms, void *arch_info)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+
+int arm11_register_commands(struct command_context_s *cmd_ctx)
+{
+ FNC_INFO;
+
+ return ERROR_OK;
+}
+
+int arm11_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target)
+{
+ FNC_INFO;
+
+ if (argc < 4)
+ {
+ ERROR("'target arm11' 4th argument <jtag chain pos>");
+ exit(-1);
+ }
+
+ int chain_pos = strtoul(args[3], NULL, 0);
+
+ NEW(arm11_common_t, arm11, 1);
+
+ arm11->target = target;
+
+ /* prepare JTAG information for the new target */
+ arm11->jtag_info.chain_pos = chain_pos;
+ arm11->jtag_info.scann_size = 5;
+
+ arm_jtag_setup_connection(&arm11->jtag_info);
+
+ jtag_device_t *device = jtag_get_device(chain_pos);
+
+ if (device->ir_length != 5)
+ {
+ ERROR("'target arm11' expects 'jtag_device 5 0x01 0x1F 0x1E'");
+ exit(-1);
+ }
+
+ target->arch_info = arm11;
+
+ return ERROR_OK;
+}
+
+int arm11_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
+{
+ FNC_INFO;
+
+ arm11_common_t * arm11 = target->arch_info;
+
+ /* check IDCODE */
+
+ arm11_add_IR(arm11, ARM11_IDCODE, -1);
+
+ scan_field_t idcode_field;
+
+ arm11_setup_field(arm11, 32, NULL, &arm11->device_id, &idcode_field);
+
+ jtag_add_dr_scan_vc(1, &idcode_field, TAP_PD);
+
+ /* check DIDR */
+
+ arm11_add_debug_SCAN_N(arm11, 0x00, -1);
+
+ arm11_add_IR(arm11, ARM11_INTEST, -1);
+
+ scan_field_t chain0_fields[2];
+
+ arm11_setup_field(arm11, 32, NULL, &arm11->didr, chain0_fields + 0);
+ arm11_setup_field(arm11, 8, NULL, &arm11->implementor, chain0_fields + 1);
+
+ jtag_add_dr_scan_vc(asizeof(chain0_fields), chain0_fields, TAP_RTI);
+
+ jtag_execute_queue();
+
+
+ switch (arm11->device_id & 0x0FFFF000)
+ {
+ case 0x07B36000: INFO("found ARM1136"); break;
+ case 0x07B56000: INFO("found ARM1156"); break;
+ case 0x07B76000: INFO("found ARM1176"); break;
+ default:
+ {
+ ERROR("'target arm11' expects IDCODE 0x*7B*7****");
+ exit(-1);
+ }
+ }
+
+ arm11->brp = ((arm11->didr >> 24) & 0x0F) + 1;
+ arm11->wrp = ((arm11->didr >> 28) & 0x0F) + 1;
+
+
+ DEBUG("IDCODE %08x IMPLEMENTOR %02x DIDR %08x",
+ arm11->device_id,
+ arm11->implementor,
+ arm11->didr);
+
+ arm11_build_reg_cache(target);
+
+
+ /* as a side-effect this reads DSCR and thus
+ * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag
+ * as suggested by the spec.
+ */
+
+ arm11_check_init(arm11, NULL);
+
+ return ERROR_OK;
+}
+
+int arm11_quit(void)
+{
+ FNC_INFO_NOTIMPLEMENTED;
+
+ return ERROR_OK;
+}
+
+/** Load a register that is marked !valid in the register cache */
+int arm11_get_reg(reg_t *reg)
+{
+ FNC_INFO;
+
+ target_t * target = ((arm11_reg_state_t *)reg->arch_info)->target;
+
+ if (target->state != TARGET_HALTED)
+ {
+ return ERROR_TARGET_NOT_HALTED;
+ }
+
+ /** \todo TODO: Check this. We assume that all registers are fetched debug entry. */
+
+#if 0
+ arm11_common_t *arm11 = target->arch_info;
+ const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
+#endif
+
+ return ERROR_OK;
+}
+
+/** Change a value in the register cache */
+int arm11_set_reg(reg_t *reg, u8 *buf)
+{
+ FNC_INFO;
+
+ target_t * target = ((arm11_reg_state_t *)reg->arch_info)->target;
+ arm11_common_t *arm11 = target->arch_info;
+// const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
+
+ arm11->reg_values[((arm11_reg_state_t *)reg->arch_info)->def_index] = buf_get_u32(buf, 0, 32);
+ reg->valid = 1;
+ reg->dirty = 1;
+
+ return ERROR_OK;
+}
+
+
+void arm11_build_reg_cache(target_t *target)
+{
+ arm11_common_t *arm11 = target->arch_info;
+
+ NEW(reg_cache_t, cache, 1);
+ NEW(reg_t, reg_list, ARM11_REGCACHE_COUNT);
+ NEW(arm11_reg_state_t, arm11_reg_states, ARM11_REGCACHE_COUNT);
+
+ if (arm11_regs_arch_type == -1)
+ arm11_regs_arch_type = register_reg_arch_type(arm11_get_reg, arm11_set_reg);
+
+ arm11->reg_list = reg_list;
+
+ /* Build the process context cache */
+ cache->name = "arm11 registers";
+ cache->next = NULL;
+ cache->reg_list = reg_list;
+ cache->num_regs = ARM11_REGCACHE_COUNT;
+
+ reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);
+ (*cache_p) = cache;
+
+// armv7m->core_cache = cache;
+// armv7m->process_context = cache;
+
+ size_t i;
+
+ /* Not very elegant assertion */
+ if (ARM11_REGCACHE_COUNT != asizeof(arm11->reg_values) ||
+ ARM11_REGCACHE_COUNT != asizeof(arm11_reg_defs) ||
+ ARM11_REGCACHE_COUNT != ARM11_RC_MAX)
+ {
+ ERROR("arm11->reg_values inconsistent (%d %d %d %d)", ARM11_REGCACHE_COUNT, asizeof(arm11->reg_values), asizeof(arm11_reg_defs), ARM11_RC_MAX);
+ exit(-1);
+ }
+
+ for (i = 0; i < ARM11_REGCACHE_COUNT; i++)
+ {
+ reg_t * r = reg_list + i;
+ const arm11_reg_defs_t * rd = arm11_reg_defs + i;
+ arm11_reg_state_t * rs = arm11_reg_states + i;
+
+ r->name = rd->name;
+ r->size = 32;
+ r->value = (u8 *)(arm11->reg_values + i);
+ r->dirty = 0;
+ r->valid = 0;
+ r->bitfield_desc = NULL;
+ r->num_bitfields = 0;
+ r->arch_type = arm11_regs_arch_type;
+ r->arch_info = rs;
+
+ rs->def_index = i;
+ rs->target = target;
+ }
+}
+
+#if 0
+ arm11_run_instr_data_prepare(arm11);
+
+ /* MRC p14,0,r0,c0,c5,0 */
+ arm11_run_instr_data_to_core(arm11, 0xee100e15, 0xCA00003C);
+ /* MRC p14,0,r1,c0,c5,0 */
+ arm11_run_instr_data_to_core(arm11, 0xee101e15, 0xFFFFFFFF);
+
+ arm11_run_instr_data_finish(arm11);
+#endif
+
+
projects / fw / openocd / blobdiff