projects
/
fw
/
openocd
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
tcl/target: add SPDX tag
[fw/openocd]
/
tcl
/
target
/
stm32w108xx.cfg
diff --git
a/tcl/target/stm32w108xx.cfg
b/tcl/target/stm32w108xx.cfg
index 9ae747c5a8ee91e2b316a1ec10c4c85ce23de30b..e6a62e8df28f0af4f3e6cb377e54df51dc1ae25b 100644
(file)
--- a/
tcl/target/stm32w108xx.cfg
+++ b/
tcl/target/stm32w108xx.cfg
@@
-1,7
+1,9
@@
+# SPDX-License-Identifier: GPL-2.0-or-later
+
#
# Target configuration for the ST STM32W108xx chips
#
#
# Target configuration for the ST STM32W108xx chips
#
-# Processor: ARM Cortex
M3
+# Processor: ARM Cortex
-
M3
# Date: 2013-06-09
# Author: Giuseppe Barba <giuseppe.barba@gmail.com>
# Date: 2013-06-09
# Author: Giuseppe Barba <giuseppe.barba@gmail.com>
@@
-34,22
+36,19
@@
if { [info exists CPUTAPID] } {
}
}
}
}
-if { [info exists ENDIAN] } {
- set _ENDIAN $ENDIAN
-} else {
- set _ENDIAN little
-}
+set _ENDIAN little
swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
+dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
if {[using_jtag]} {
if { [info exists BSTAPID] } {
set _BSTAPID $BSTAPID
if {[using_jtag]} {
if { [info exists BSTAPID] } {
set _BSTAPID $BSTAPID
-
swj_newd
ap $_CHIPNAME bs -irlen 4 -ircapture 0xe -irmask 0xf -expected-id _BSTAPID
+
jtag newt
ap $_CHIPNAME bs -irlen 4 -ircapture 0xe -irmask 0xf -expected-id _BSTAPID
} else {
set _BSTAPID_1 0x169a862b
set _BSTAPID_2 0x269a862b
} else {
set _BSTAPID_1 0x169a862b
set _BSTAPID_2 0x269a862b
-
swj_newd
ap $_CHIPNAME bs -irlen 4 -ircapture 0xe -irmask 0xf \
+
jtag newt
ap $_CHIPNAME bs -irlen 4 -ircapture 0xe -irmask 0xf \
-expected-id $_BSTAPID_1 -expected-id $_BSTAPID_2
}
}
-expected-id $_BSTAPID_1 -expected-id $_BSTAPID_2
}
}
@@
-57,7
+56,7
@@
if {[using_jtag]} {
# Set Target
#
set _TARGETNAME $_CHIPNAME.cpu
# Set Target
#
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME cortex_m -endian $_ENDIAN -
chain-position $_TARGETNAME
+target create $_TARGETNAME cortex_m -endian $_ENDIAN -
dap $_CHIPNAME.dap
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
@@
-67,6
+66,8
@@
set _FLASHNAME $_CHIPNAME.flash
# 64k (0x10000) of flash
flash bank $_FLASHNAME em357 0x08000000 0x10000 0 0 $_TARGETNAME
# 64k (0x10000) of flash
flash bank $_FLASHNAME em357 0x08000000 0x10000 0 0 $_TARGETNAME
+reset_config srst_nogate
+
if {![using_hla]} {
cortex_m reset_config sysresetreq
}
if {![using_hla]} {
cortex_m reset_config sysresetreq
}