projects
/
fw
/
sdcc
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
*** empty log message ***
[fw/sdcc]
/
sim
/
ucsim
/
xa.src
/
regsxa.h
diff --git
a/sim/ucsim/xa.src/regsxa.h
b/sim/ucsim/xa.src/regsxa.h
index a5bb55fe5c4edef6eeae95de8ebde1838ac34114..8644882d7644b28d18147ed05ae6f88dda85f501 100644
(file)
--- a/
sim/ucsim/xa.src/regsxa.h
+++ b/
sim/ucsim/xa.src/regsxa.h
@@
-1,11
+1,12
@@
/*
* Simulator of microcontrollers (regsxa.h)
*
/*
* Simulator of microcontrollers (regsxa.h)
*
- * Copyright (C) 1999,
99
Drotos Daniel, Talker Bt.
+ * Copyright (C) 1999,
2002
Drotos Daniel, Talker Bt.
*
*
- * Written by Karl Bongers karl@turbobit.com
- *
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
+ * Other contributors include:
+ * Karl Bongers karl@turbobit.com,
+ * Johan Knol
*
*/
*
*/
@@
-128,7
+129,7
@@
a: R5h,R5l
8: R4h,R4l
below are the banked registers which mirror(B0..B3) depending on
PSW.(RS0,RS1)
8: R4h,R4l
below are the banked registers which mirror(B0..B3) depending on
PSW.(RS0,RS1)
-6: R3h,R3l
+6: R3h,R3l
\a
4: R2h,R2l
2: R1h,R1l
0: R0h,R0l
4: R2h,R2l
2: R1h,R1l
0: R0h,R0l