projects
/
fw
/
sdcc
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Some fixes towards 0.2.37-pre5
[fw/sdcc]
/
sim
/
ucsim
/
s51.src
/
uc51r.cc
diff --git
a/sim/ucsim/s51.src/uc51r.cc
b/sim/ucsim/s51.src/uc51r.cc
index 5af287f14fdd77c55982612092d0fe7549f8ae1b..191dd08caaff8c2796118e11451aefa228a9dfea 100644
(file)
--- a/
sim/ucsim/s51.src/uc51r.cc
+++ b/
sim/ucsim/s51.src/uc51r.cc
@@
-144,7
+144,7
@@
t_uc51r::do_timers(int cycles)
int
t_uc51r::do_timer2(int cycles)
{
int
t_uc51r::do_timer2(int cycles)
{
- bool nocount= FALSE;
+ bool nocount=
DD_
FALSE;
uint t2mod= get_mem(MEM_SFR, T2MOD);
uint t2con= get_mem(MEM_SFR, T2CON);
uint p1= get_mem(MEM_SFR, P1);
uint t2mod= get_mem(MEM_SFR, T2MOD);
uint t2con= get_mem(MEM_SFR, T2CON);
uint p1= get_mem(MEM_SFR, P1);
@@
-162,7
+162,7
@@
t_uc51r::do_timer2(int cycles)
/* Determining nr of input clocks */
if (!(t2con & bmTR2))
/* Determining nr of input clocks */
if (!(t2con & bmTR2))
- nocount= TRUE; // Timer OFF
+ nocount=
DD_
TRUE; // Timer OFF
else
if (t2con & bmC_T2)
{
else
if (t2con & bmC_T2)
{
@@
-171,7
+171,7
@@
t_uc51r::do_timer2(int cycles)
!(p1 & port_pins[1] & bmT2))
cycles= 1;
else
!(p1 & port_pins[1] & bmT2))
cycles= 1;
else
- nocount= TRUE;
+ nocount=
DD_
TRUE;
}
/* Counting */
while (cycles--)
}
/* Counting */
while (cycles--)