+T 28200 13600 5 10 0 1 0 0 1
+device=CONNECTOR
+}
+N 25400 13600 25400 14000 4
+N 25400 14000 28400 14000 4
+N 28400 14000 28400 13600 4
+C 28300 12600 1 0 0 gnd.sym
+C 18300 13100 1 0 0 nc-right.sym
+{
+T 18400 13600 5 10 0 0 0 0 1
+value=NoConnection
+T 18400 13800 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 16900 17600 1 0 0 STM32F042-28.sym
+{
+T 10500 16000 5 10 0 0 0 0 1
+device=IC
+T 17200 17900 5 10 0 1 0 0 1
+footprint=ufqfpn28
+T 24200 28100 5 10 1 1 0 0 1
+value=STM32F042G6U
+T 16900 17600 5 10 1 1 0 0 1
+refdes=U1
+}
+N 23000 30100 23000 29200 4
+N 23000 29200 23200 29200 4
+N 23700 30100 23700 29200 4
+N 23700 29200 23600 29200 4
+C 23700 29900 1 0 0 capacitor.sym
+{
+T 23900 30600 5 10 0 0 0 0 1
+device=CAPACITOR
+T 23900 30800 5 10 0 0 0 0 1
+symversion=0.1
+T 23700 29900 5 10 0 1 0 0 1
+footprint=0402
+T 24050 30350 5 10 1 1 0 0 1
+refdes=C7
+T 23950 29700 5 10 1 1 0 0 1
+value=10pF
+}
+C 22100 29900 1 0 0 capacitor.sym
+{
+T 22300 30600 5 10 0 0 0 0 1
+device=CAPACITOR
+T 22300 30800 5 10 0 0 0 0 1
+symversion=0.1
+T 22100 29900 5 10 0 1 0 0 1
+footprint=0402
+T 22450 30350 5 10 1 1 0 0 1
+refdes=C3
+T 22350 29700 5 10 1 1 0 0 1
+value=10pF
+}
+C 22000 29800 1 0 0 gnd.sym
+C 24500 29800 1 0 0 gnd.sym
+C 19200 29400 1 90 0 capacitor.sym
+{
+T 18500 29600 5 10 0 0 90 0 1
+device=CAPACITOR
+T 18300 29600 5 10 0 0 90 0 1
+symversion=0.1
+T 19200 29400 5 10 0 0 0 0 1
+footprint=0402
+T 18800 30200 5 10 1 1 180 0 1
+refdes=C1
+T 18400 29500 5 10 1 1 0 0 1
+value=0.1uF
+}
+C 21200 29400 1 90 0 capacitor.sym
+{
+T 20500 29600 5 10 0 0 90 0 1
+device=CAPACITOR
+T 20300 29600 5 10 0 0 90 0 1
+symversion=0.1
+T 21200 29400 5 10 0 0 0 0 1
+footprint=0402
+T 20800 30200 5 10 1 1 180 0 1
+refdes=C2
+T 20400 29500 5 10 1 1 0 0 1
+value=0.1uF
+}
+C 18900 29100 1 0 0 gnd.sym
+C 20900 29100 1 0 0 gnd.sym
+N 19000 30300 21000 30300 4
+N 19800 29200 19800 30300 4
+N 20200 29200 20200 30300 4
+C 19800 30300 1 0 0 3.3V-plus.sym
+C 21100 17300 1 0 0 gnd.sym
+N 23900 17600 23900 16500 4
+{
+T 24000 16600 5 10 1 1 0 0 1
+netname=reset_n
+}
+N 27100 24200 28000 24200 4
+{
+T 28000 24300 5 10 1 1 0 6 1
+netname=ba_sck1
+}
+N 27100 23600 28000 23600 4
+{
+T 28000 23700 5 10 1 1 0 6 1
+netname=ba_miso1
+}
+N 27100 23000 28000 23000 4
+{
+T 28000 23100 5 10 1 1 0 6 1
+netname=ba_mosi1
+}
+N 15500 25100 16900 25100 4
+{
+T 15500 25100 5 10 1 1 0 0 1
+netname=sck1
+}
+N 15500 24500 16900 24500 4
+{
+T 15500 24500 5 10 1 1 0 0 1
+netname=miso1
+}
+N 15500 23900 16900 23900 4
+{
+T 15500 23900 5 10 1 1 0 0 1
+netname=mosi1
+}
+C 16800 21900 1 0 0 gnd.sym
+N 27100 26600 28000 26600 4
+{
+T 28000 26700 5 10 1 1 0 6 1
+netname=sense_a
+}
+N 28000 27200 27100 27200 4
+{
+T 28000 27300 5 10 1 1 0 6 1
+netname=sense_b
+}
+N 16900 22700 15500 22700 4
+{
+T 15500 22800 5 10 1 1 0 0 1
+netname=fire_b
+}
+N 28000 25400 27100 25400 4
+{
+T 28000 25500 5 10 1 1 0 6 1
+netname=fire_a
+}
+N 28000 24800 27100 24800 4
+{
+T 28000 24900 5 10 1 1 0 6 1
+netname=cs_baro
+}
+N 28000 18300 27100 18300 4
+{
+T 28000 18400 5 10 1 1 0 6 1
+netname=cs_flash
+}
+N 20600 29200 20600 30300 4
+C 23700 30500 1 180 0 ABM8.sym
+{
+T 23500 30000 5 10 0 0 180 0 1
+device=CRYSTAL
+T 23500 29800 5 10 0 0 180 0 1
+symversion=0.1
+T 23700 30500 5 10 0 0 180 0 1
+footprint=ABM8
+T 23450 30850 5 10 1 1 180 0 1
+refdes=X1
+T 23600 29800 5 10 1 1 180 0 1
+value=16MHz
+}
+N 23000 30500 22100 30500 4
+N 22100 30500 22100 30100 4
+N 23700 30500 24600 30500 4
+N 24600 30500 24600 30100 4
+T 28000 19400 5 10 1 1 0 6 1
+netname=swdio
+N 27100 21200 27100 21400 4
+N 27100 19500 27100 19300 4
+T 36700 10900 9 10 1 0 0 0 2
+Copyright 2017, Keith Packard
+Licensed under the TAPR OHL
+C 30700 18400 1 0 0 conn-5.sym
+{
+T 31055 20295 5 10 1 1 0 0 1
+refdes=J4
+T 30700 18400 5 10 0 0 0 0 1
+footprint=50mil5pin
+T 30700 18400 5 10 0 1 0 0 1
+loadstatus=noload
+T 30700 18400 5 10 0 1 0 0 1