SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006

FEATURES

- 2.7-V and 5-V Performance
- Rail-to-Rail Output Swing
- Input Bias Current...1 pA Typ
- Input Offset Voltage...0.25 mV Typ
- Low Supply Current...100 μA Typ
- Low Shutdown Current...45 pA Typ
- Gain Bandwidth of 1 MHz Typ
- Slew Rate...1 V/μs Typ
- Turn-On Time From Shutdown...5 μs Typ
- Input Referred Voltage Noise (at 10 kHz)...
 20 nV/√Hz
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)


APPLICATIONS

- Cordless/Cellular Phones
- Consumer Electronics (Laptops, PDAs)
- Audio Pre-Amps for Voice
- Portable/Battery-Powered Electronic Equipment
- Supply-Current Monitoring
- Battery Monitoring
- Buffers
- Filters
- Drivers


LMV341...DBV (SOT-23) OR DCK (SC-70) PACKAGE (TOP VIEW)



LMV342...D (SOIC) OR DGK (MSOP) PACKAGE (TOP VIEW)



LMV344...D (SOIC) OR PW (TSSOP) PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The LMV341, LMV342, LMV344 devices are single, dual, and quad CMOS operational amplifiers, respectively, with low voltage, low power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1 pA (typ) and an offset voltage of 0.25 mV (typ). The single supply amplifier is designed specifically for low-voltage (2.7 V to 5 V) operation, with a wide common-mode input voltage range that typically extends from -0.2 V to 0.8 V from the positive supply rail. The LMV341 (single) also offers a shutdown (SHDN) pin that can be used to disable the device. In shutdown mode, the supply current is reduced to 33 nA (typ). Additional features of the family are a 20-nV/ $\sqrt{\text{Hz}}$ voltage noise at 10 kHz, 1-MHz unity-gain bandwidth, 1-V/ μ s slew rate, and 100- μ A current consumption per channel.

Offered in both the SOT-23 and smaller SC-70 packages, the LMV341 is suitable for the most space-constraint applications. The LMV342 dual device is offered in the standard SOIC and MSOP packages. An extended industrial temperature range from -40°C to 125°C makes these devices suitable in a wide variety of commercial and industrial environments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006




ORDERING INFORMATION

T _A		PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)	
		SOT-23 – DBV	Reel of 3000	LMV341IDBVR	RC9_	
	Single	001 23 BBV	Reel of 250	LMV341IDBVT	PREVIEW	
	Sirigle	SC-70 – DCK	Reel of 3000	LMV341IDCKR	R4_	
			Reel of 250	LMV341ICKVT	PREVIEW	
		SOIC - D	Tube of 75	LMV342ID	MV342I	
-40°C to 125°C	Dual	30IC - D	Reel of 2500	LMV342IDR	WW 3421	
-40 C to 125 C	Duai	MSOP/VSSOP – DGK	Reel of 250	LMV342IDGK	RP_	
		WSOP/VSSOP - DGK	Reel of 2500	LMV342IDGKR	KF_	
		SOIC - D	Tube of 50	LMV344ID	LMV344I	
	Quad	30IC - D	Reel of 2500	LMV344IDR	LIVI V 3441	
	Quad	TSSOP – PW	Tube of 90	LMV344IPW	MV344I	
		1330F - FW	Reel of 2000	LMV344IPWR	IVI V 3441	

- (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
- (2) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the assembly/test site.

APPLICATION CIRCUIT: SAMPLE-AND-HOLD CIRCUIT





SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V ₊	Supply voltage ⁽²⁾				5.5	V
V_{ID}	Differential input voltage (3)				±5.5	V
V_{I}	Input voltage range (either input)			0	5.5	V
		Dinaskana	8 pin		97	
		D package	14 pin		86	
0		DBV package		165	00/14/	
θ_{JA}	Package thermal impedance ⁽⁴⁾⁽⁵⁾	DCK package			259	°C/W
		DGK package			172	
DCK package 2 DGK package 1	113					
T_J	Operating virtual junction temperature		150	°C		
T _{stg}	Storage temperature range			-65	150	°C


- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V₊ specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
V ₊	Supply voltage (single-supply operation)	2.5	5.5	V
T _A	Operating free-air temperature	-40	125	°C

ESD Protection

TEST CONDITIONS	TYP	UNIT
Human-Body Model	2000	V
Machine Model	200	V





Electrical Characteristics

 $\rm V_{+}$ = 2.7 V, GND = 0 V, $\rm V_{IC}$ = $\rm V_{O}$ = $\rm V_{+}/2,~R_{L}$ > 1 $\rm M\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
V	Input offeet voltage			25°C		0.25	4	mV
V _{IO}	Input offset voltage			Full range			4.5	IIIV
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.7		μV/°C
				25°C		1	120	- Λ
I_{IB}	Input bias current			-40°C to 85°C			250	pА
				–40°C to 125°C			3	nA
I _{IO}	Input offset current			25°C		6.6		fA
CMRR	Common mode rejection ratio	$0 \le V_{ICR} \le 1.7 \text{ V}$		25°C	56	80		dB
CIVIKK	Common-mode rejection ratio	$0 \le V_{ICR} \le 1.6 \text{ V}$		Full range	50			uБ
k	Supply-voltage rejection ratio	2.7 V ≤ V ₊ ≤ 5 V		25°C	65	82		dB
k _{SVR}	Supply-voltage rejection ratio	$2.7 V \leq V_{+} \leq 3 V$		Full range	60			uБ
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	0	-0.2 to 1.9	1.7	V
		P = 10 kO to 1 25 V		25°C	78	113		
^	Lorge signal valtage gain (2)	$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		Full range	70			dB
A_V	Large-signal voltage gain (2)	D 2 k0 to 1 25 V		25°C	72	103		uБ
		$R_L = 2 k\Omega$ to 1.35 V		Full range	64			
			Laurlaural	25°C		24	60	1
		D 01:0 to 4.05 V	Low level	Full range			95	
		$R_L = 2 k\Omega$ to 1.35 V	High laved	25°C		26	60	mV
V	Output swing		High level	Full range			95	
V _O	(delta from supply rails)		Low level	25°C	·	5	30	
		D 4010 to 4.25 V		Full range			40	
		$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		25°C	·	5.3	30	
			High level	Full range	·		95 60 95 30 40	
	Supply ourrent (per channel)			25°C		100	170	^
I _{CC}	Supply current (per channel)			Full range			230	μΑ
1	Output short-circuit current	Sourcing	LMV341, LMV342	25°C	20	32		mA
I _{OS}	Output short-circuit current		LMV344	25 0	18	24		ША
		Sinking			15	24		
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$		25°C		1		V/μs
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200$	pF	25°C		1		MHz
Φ_{m}	Phase margin	$R_L = 100 \text{ k}\Omega$		25°C		72		deg
G _m	Gain margin	$R_L = 100 \text{ k}\Omega$		25°C		20		dB
V _n	Equivalent input noise voltage	f = 1 kHz		25°C		40		nV/√ Hz
In	Equivalent input noise current	f = 1 kHz		25°C		0.001		pA/√ Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1, \\ R_L = 600 \Omega, V_I = 1 V_{PI}$	5	25°C		0.017		%

 ⁽¹⁾ Typical values represent the most likely parametric norm.
 (2) GND + 0.2 V ≤ V_O ≤ V₊ − 0.2 V
 (3) Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates.




SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006

Shutdown Characteristics

 $\rm V_{+} = 2.7~V,~GND = 0~V,~V_{IC} = V_{O} = V_{+}/2,~R_{L} > 1~M\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	TINU	
I _{CC(SHDN)}	Cumply augrent in abutdayan mada	V 0.V	25°C	0.045	1000	nA	
	Supply current in shutdown mode	$V_{SD} = 0 V$	Full range		1.5	μΑ	
t _(on)	Amplifier turn-on time		25°C	5		μs	
V	Shutdown nin voltage range	ON mode	25°C	1.7 to 2.7	2.4 to 2.7	V	
V_{SD}	Shutdown pin voltage range	Shutdown mode	25 C	0 to 1	0 to 0.8	V	





Electrical Characteristics

 $\rm V_{+} = 5~V,~GND = 0~V,~V_{IC} = V_{O} = V_{+}/2,~R_{L} > 1~M\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IO}	Input offset voltage			25°C		0.25	4	mV
VЮ	input onset voltage			Full range			4.5	IIIV
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.9		μV/°C
				25°C		1	200	pA
I_{IB}	Input bias current			–40°C to 85°C			375	pΑ
				–40°C to 125°C			5	nA
I _{IO}	Input offset current			25°C		6.6		fA
CMRR	Common-mode rejection ratio	$0 \le V_{ICR} \le 4 V$		25°C	56	86		dB
CIVILLE	Common-mode rejection ratio	$0 \le V_{ICR} \le 3.9 \text{ V}$		Full range	50			G
k	Supply voltage rejection ratio	2.7 V ≤ V ₊ ≤ 5 V		25°C	65	82		dB
k _{SVR}	Supply-voltage rejection ratio	$2.7 V \leq V_{+} \leq 3 V$		Full range	60			uБ
V _{ICR}	Common-mode input voltage range	CMRR ≥ 50 dB		25°C	0	-0.2 to 4.2	4	V
		B = 10 kO to 2 5 V		25°C	78	116		
^	Lorge signal valtage gain (2)	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		Full range	70			dB
A_V	Large-signal voltage gain (2)	D 240 to 25 V		25°C	72	107		uБ
		$R_L = 2 k\Omega$ to 2.5 V		Full range	64			
			I avv lavval	25°C		32	60	
		D 01:0 to 0.5 V	Low level	Full range			95	
		$R_L = 2 k\Omega$ to 2.5 V	Lliah laval	25°C	·	34	60	
V	Output swing (delta from supply rails)		nigri ievei	Full range	·		95	mV
v _O		lta from supply rails)	I avv lavval	25°C		7	30	-
			Low level	Full range	·		40	
Vo Output swing (delta from supply rails) $R_{L} = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$ High level High level	25°C	·	7	30				
			nigri ievei	Full range	·		60 95 60 95 30 40	
	Supply ourrent (per channel)			25°C		107	200	^
I _{CC}	Supply current (per channel)			Full range			260	μΑ
I _{os}	Output short-circuit current	Sourcing	LMV341, LMV342	25°C	85	113		mA
ios	Output short circuit current		LMV344	25 0	TBD	TBD		ША
		Sinking			50	75		
SR	Slew rate	$R_L = 10 \text{ k}\Omega^{(3)}$		25°C		1		V/μs
GBM	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega, C_L = 200$	pF	25°C		1		MHz
Φ_{m}	Phase margin	$R_L = 100 \text{ k}\Omega$		25°C		70		deg
G _m	Gain margin	$R_L = 100 \text{ k}\Omega$		25°C		20		dB
V _n	Equivalent input noise voltage	f = 1 kHz		25°C		39		nV/√ Hz
In	Equivalent input noise current	f = 1 kHz		25°C		0.001		pA/√ Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1, \\ R_L = 600 \Omega, V_I = 1 V_P$	P	25°C		0.012		%

 ⁽¹⁾ Typical values represent the most likely parametric norm.
 (2) GND + 0.2 V ≤ V_O ≤ V₊ − 0.2 V
 (3) Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates.



SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006


Shutdown Characteristics


 $\rm V_{+} = 5~V,~GND = 0~V,~V_{IC} = V_{O} = V_{+}/2,~R_{L} > 1~M\Omega$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT	
I _{CC(SHDN)}	Cumply augrent in abutdayan mada	V 0.V	25°C	0.033	1		
	Supply current in shutdown mode	$V_{SD} = 0 V$	Full range		1.5	μΑ	
t _(on)	Amplifier turn-on time		25°C	5		μs	
M	Shutdown nin voltage range	ON mode	25°C	3.1 to 5	4.5 to 5	V	
V_{SD}	Shutdown pin voltage range	Shutdown mode	25 C	0 to 1	0 to 0.8	V	





TYPICAL CHARACTERISTICS

























Figure 7.












Figure 15.




Figure 14.

CMRR




Figure 16.






Figure 17.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY






Figure 19.



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT VOLTAGE





RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS

SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006


TYPICAL CHARACTERISTICS (continued)

GAIN AND PHASE MARGIN

vs **FREQUENCY** $(T_A = -40^{\circ}C, 25^{\circ}C, 125^{\circ}C)$ 160 140 V₊ = 5 V Phase $R_L = 2 k\Omega$ 140 120 120 100 Phase Margin – Deg 100 80 -40°C Gain - dB Gain 80 60 25°C 60 40 125°C 40 20 25° 125°C 20 0 -20 L 0 10k 100k 1M 10M

f - Frequency - Hz Figure 21.

GAIN AND PHASE MARGIN





GAIN AND PHASE MARGIN

vs **FREQUENCY** $(R_L = 600 \Omega, 2 k\Omega, 100 k\Omega)$ 160 140 V₊ = 5 V Closed-Loop 140 120 Gain = 60 dB Phase 120 100 Phase Margin – Deg 100 80 $R_L = 600 \Omega$ | | | | | | | $R_L = 2 k\Omega$ 80 60 Gain $R_L = 100 \text{ k}\Omega$ 60 40 $R_L = 100 \text{ k}\Omega$ 40 20 $R_L = 2 k\Omega$ $R_L = 600 \Omega$ 20 0 0 10k 100k 1M 10M f - Frequency - Hz

GAIN AND PHASE MARGIN

Figure 23.


vs **FREQUENCY** $(C_1 = 0 pF, 100 pF, 500 pF, 1000 pF)$ 140 100 Phase V₊ = 5 V $R_L = 600 \Omega$ 120 80 $C_L = 0 pF$ Closed-Loop Gain = 60 dB 100 60 C_L = 100 pF 40 80 C_L = 500 pF Gain C_L = 1000 pF 20 60 40 $C_L = 0 pF$ -20 20 -40 0 $C_{L} = 500 \text{ pF}$ -60 -20 C_L = 1000 pF $C_{L} = 100 pF$ -40 ∟ 1k -80 10k 1M 10M f - Frequency - Hz

0.25

-0.05


-0.1

TYPICAL CHARACTERISTICS (continued)



-0.2


-0.25



Output

4 μs/div→

Figure 25.



SLOS447G-SEPTEMBER 2004-REVISED FEBRUARY 2006

Figure 26.




Figure 27.





Figure 28.










Figure 31.




Figure 30.




Figure 32.

Figure 36.



TYPICAL CHARACTERISTICS (continued)




Figure 35.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
LMV341IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV341IDBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV341IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV341IDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV341IDCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV341IDCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDDUR	PREVIEW	VSSOP	DDU	8	3000	TBD	Call TI	Call TI
LMV342IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDGKT	PREVIEW	MSOP	DGK	8	250	TBD	Call TI	Call TI
LMV342IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV342IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV344IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

16-Oct-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Packa Qty	-	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
					no Sb/Br)		
LMV344IPWRE4	ACTIVE	TSSOP	PW	14 200	O Green (RoHS & no Sb/Br)	& CU NIPDAU	Level-1-260C-UNLIM
LMV344IPWRG4	ACTIVE	TSSOP	PW	14 200	O Green (RoHS & no Sb/Br)	& CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV344:

Automotive: LMV344-Q1


NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jul-2010


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV341IDBVR	SOT-23	DBV	6	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
LMV341IDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV341IDCKR	SC70	DCK	6	3000	180.0	8.4	2.24	2.34	1.22	4.0	8.0	Q3
LMV342IDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV344IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV344IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 30-Jul-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV341IDBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
LMV341IDBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
LMV341IDCKR	SC70	DCK	6	3000	202.0	201.0	28.0
LMV342IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
LMV342IDR	SOIC	D	8	2500	340.5	338.1	20.6
LMV344IDR	SOIC	D	14	2500	346.0	346.0	33.0
LMV344IPWR	TSSOP	PW	14	2000	346.0	346.0	29.0

DBV (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DDU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page