




## Features


- Organization: 65,536 words × 8 bits
- High speed
  - 12/15/20/25/35 ns address access time
  - 3/4/5/6/8 ns output enable access time
- Low power consumption
  - Active: 688 mW max (12 ns cycle)
  - Standby: 27.5 mW max, CMOS I/O
  - 4.25 mW max, CMOS I/O, L version
  - Very low DC component in active power
- 2.0V data retention (L version)
- Equal access and cycle times

- Easy memory expansion with  $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{OE}$  inputs
- TTL-compatible, three-state I/O
  - 32-pin JEDEC standard packages
  - 300 mil PDIP and SOJ
  - Socket compatible with 7C256 and 7C1024
  - 525 mil SOIC
- ESD protection > 2000 volts
- Latch-up current > 200 mA

## Logic block diagram



## Pin arrangement



## Selection guide

	7C512-12	7C512-15	7C512-20	7C512-25	7C512-35	Unit
Maximum address access time	12	15	20	25	35	ns
Maximum output enable access time	3	4	5	6	8	ns
Maximum operating current	125	115	105	95	80	mA
Maximum CMOS standby current	5.0	5.0	5.0	5.0	5.0	mA
	L	0.75	0.75	0.75	0.75	mA



## Functional description

The AS7C512 is a high performance CMOS 524,288-bit Static Random Access Memory (SRAM) organized as 65,536 words  $\times$  8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 12/15/20/25/35 ns with output enable access times ( $t_{OE}$ ) of 3/4/5/6/8 ns are ideal for high performance applications. Active high and low chip enables ( $\overline{CE1}$ ,  $CE2$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CE1}$  is HIGH or  $CE2$  is LOW the device enters standby mode. The standard AS7C512 is guaranteed not to exceed 27.5 mW power consumption in standby mode; the L version is guaranteed not to exceed 4.25 mW, and typically requires only 800  $\mu$ W. The L version also offers 2.0V data retention, with maximum power of 400  $\mu$ W.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and both chip enables ( $\overline{CE1}$ ,  $CE2$ ). Data on the input pins I/O0-I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or the active-to-inactive edge of  $\overline{CE1}$  or  $CE2$  (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and both chip enables ( $\overline{CE1}$ ,  $CE2$ ), with write enable ( $\overline{WE}$ ) HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C512 is packaged in all high volume industry standard packages.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	$V_t$	-0.5	+7.0	V
Power dissipation	$P_D$	—	1.0	W
Storage temperature (plastic)	$T_{stg}$	-55	+150	$^{\circ}$ C
Temperature under bias	$T_{bias}$	-10	+85	$^{\circ}$ C
DC output current	$I_{out}$	—	20	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

$\overline{CE1}$	$CE2$	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	X	High-Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
X	L	X	X	High-Z	Standby ( $I_{SB}$ , $I_{SB1}$ )
L	H	H	H	High-Z	Output Disable
L	H	H	L	$D_{out}$	Read
L	H	L	X	$D_{in}$	Write

Key: X = Don't Care, L = LOW, H = HIGH

## Recommended operating conditions

( $T_a = 0^{\circ}$ C to  $+70^{\circ}$ C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
	GND	0.0	0.0	0.0	V
Input voltage	$V_{IH}$	2.2	—	$V_{CC}+1$	V
	$V_{IL}$	-0.5	—	0.8	V

$V_{IL}$  min = -3.0V for pulse width less than  $t_{RC}/2$

DC operating characteristics<sup>1</sup>(V<sub>CC</sub> = 5V±10%, GND = 0V, T<sub>a</sub> = 0°C to +70°C)

Parameter	Symbol	Test Conditions	-12		-15		-20		-25		-35		Unit
			Min	Max									
Input leakage current	I <sub>L1</sub>	V <sub>CC</sub> = Max, V <sub>in</sub> = GND to V <sub>CC</sub>	—	1	—	1	—	1	—	1	—	1	μA
Output leakage current	I <sub>LO</sub>	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , V <sub>CC</sub> = Max, V <sub>out</sub> = GND to V <sub>CC</sub>	—	1	—	1	—	1	—	1	—	1	μA
Operating power supply current	I <sub>CC</sub>	CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , f = f <sub>max</sub> , I <sub>out</sub> = 0 mA	—	125	—	115	—	105	—	95	—	80	mA
Standby power supply current	I <sub>SB</sub>	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , f = f <sub>max</sub>	—	45	—	35	—	35	—	30	—	25	mA
Standby power supply current	I <sub>SB1</sub>	CE1 ≥ V <sub>CC</sub> −0.2V or CE2 ≤ 0.2V, V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> −0.2V, f = 0	—	5.0	—	5.0	—	5.0	—	5.0	—	5.0	mA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = Min	—	0.4	—	0.4	—	0.4	—	0.4	—	0.4	V
	V <sub>OH</sub>	I <sub>OH</sub> = −4 mA, V <sub>CC</sub> = Min	2.4	—	2.4	—	2.4	—	2.4	—	2.4	—	V

Capacitance<sup>2</sup>(f = 1 MHz, T<sub>a</sub> = Room Temperature, V<sub>CC</sub> = 5V)

Parameter	Symbol	Signals	Test Conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, CE1, CE2, WE, OE	V <sub>in</sub> = 0V	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	V <sub>in</sub> = V <sub>out</sub> = 0V	7	pF

## Read cycle

(V<sub>CC</sub> = 5V±10%, GND = 0V, T<sub>a</sub> = 0°C to +70°C)

Parameter	Symbol	-12		-15		-20		-25		-35		Unit	Notes
		Min	Max										
Read cycle time	t <sub>RC</sub>	12	—	15	—	20	—	25	—	35	—	ns	
Address access time	t <sub>AA</sub>	—	12	—	15	—	20	—	25	—	35	ns	3
Chip enable (CE1) access time	t <sub>ACE1</sub>	—	12	—	15	—	20	—	25	—	35	ns	3, 12
Chip enable (CE2) access time	t <sub>ACE2</sub>	—	12	—	15	—	20	—	25	—	35	ns	3, 12
Output enable (OE) access time	t <sub>OE</sub>	—	3	—	4	—	5	—	6	—	8	ns	
Output hold from address change	t <sub>OH</sub>	3	—	3	—	3	—	3	—	3	—	ns	5
Chip enable (CE1) to output in Low Z	t <sub>CLZ1</sub>	3	—	3	—	3	—	3	—	3	—	ns	4, 5, 12
Chip enable (CE2) to output in Low Z	t <sub>CLZ2</sub>	3	—	3	—	3	—	3	—	3	—	ns	4, 5, 12
Chip disable (CE1) to output in High Z	t <sub>CHZ1</sub>	—	3	—	4	—	5	—	6	—	8	ns	4, 5, 12
Chip disable (CE2) to output in High Z	t <sub>CHZ2</sub>	—	3	—	4	—	5	—	6	—	8	ns	4, 5, 12
Output enable to output in Low Z	t <sub>OLZ</sub>	0	—	0	—	0	—	0	—	0	—	ns	4, 5
Output disable to output in High Z	t <sub>OHZ</sub>	—	3	—	4	—	5	—	6	—	8	ns	4, 5
Chip enable to power up time	t <sub>PU</sub>	0	—	0	—	0	—	0	—	0	—	ns	4, 5, 12
Chip disable to power down time	t <sub>PD</sub>	—	12	—	15	—	20	—	25	—	35	ns	4, 5, 12



## Key to switching waveforms



Rising input

Falling input



Undefined output/don't care

Read waveform 1<sup>3,6,7,9,12</sup>

Address controlled










Read waveform 2<sup>3,6,8,9,12</sup> $\overline{CE1}$  and  $CE2$  controlledWrite cycle<sup>11,12</sup> $(V_{CC} = 5V \pm 10\%, GND = 0V, T_a = 0^\circ C \text{ to } +70^\circ C)$ 

Parameter	Symbol	-12		-15		-20		-25		-35		Unit	Notes
		Min	Max										
Write cycle time	$t_{WC}$	12	—	15	—	20	—	20	—	30	—	ns	
Chip enable ( $\overline{CE1}$ ) to write end	$t_{CW1}$	10	—	10	—	12	—	15	—	20	—	ns	12
Chip enable ( $CE2$ ) to write end	$t_{CW2}$	10	—	10	—	12	—	15	—	20	—	ns	12
Address setup to write end	$t_{AW}$	10	—	10	—	12	—	15	—	20	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	0	—	ns	12
Write pulse width	$t_{WP}$	8	—	9	—	12	—	15	—	17	—	ns	
Address hold from end of write	$t_{AH}$	0	—	0	—	0	—	0	—	0	—	ns	
Data valid to write end	$t_{DW}$	8	—	9	—	12	—	15	—	15	—	ns	
Data hold time	$t_{DH}$	0	—	0	—	0	—	0	—	0	—	ns	4, 5
Write enable to output in High Z	$t_{WZ}$	—	5	—	5	—	5	—	5	—	5	ns	4, 5
Output active from write end	$t_{OW}$	3	—	3	—	3	—	3	—	3	—	ns	4, 5

Write waveform 1<sup>10,11,12</sup> $\overline{WE}$  controlledWrite waveform 2<sup>10,11,12</sup> $\overline{CE1}$  and  $CE2$  controlled



## Typical DC and AC characteristics






## Data retention characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit	L version only
V <sub>CC</sub> for data retention	V <sub>DR</sub>	V <sub>CC</sub> = 2.0V	2.0	—	V	
Data retention current	I <sub>CCDR</sub>	$\overline{CE1} \geq V_{CC} - 0.2V$ or CE2 $\leq 0.2V$	—	200	$\mu A$	
Chip deselect to data retention time	t <sub>CDR</sub>	CE2 $\leq 0.2V$	0	—	ns	
Operation recovery time	t <sub>R</sub>	V <sub>in</sub> $\geq V_{CC} - 0.2V$ or V <sub>in</sub> $\leq 0.2V$	t <sub>RC</sub>	—	ns	
Input leakage current	I <sub>LI</sub>	V <sub>in</sub> $\leq 0.2V$	—	1	$\mu A$	

## Data retention waveform

L version only



## AC test conditions

- Output load: see Figure B,  
except for  $t_{CLZ}$  and  $t_{CHZ}$  see Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform

Thevenin equivalent:





Figure B: Output load

Figure C: Output load for  $t_{CLZ}$ ,  $t_{CHZ}$ \*including scope  
and jig capacitance

## Notes

- During V<sub>CC</sub> power-up, a pull-up resistor to V<sub>CC</sub> on  $\overline{CE1}$  is required to meet I<sub>SB</sub> specification.
- This parameter is sampled and not 100% tested.
- For test conditions, see AC Test Conditions, Figures A, B, C.
- $t_{CLZ}$  and  $t_{CHZ}$  are specified with CL = 5pF as in Figure C. Transition is measured  $\pm 500mV$  from steady-state voltage.
- This parameter is guaranteed but not tested.
- $\overline{WE}$  is HIGH for read cycle.
- $\overline{CE1}$  and  $\overline{OE}$  are LOW and CE2 is HIGH for read cycle.
- Address valid prior to or coincident with  $\overline{CE1}$  transition LOW and CE2 transition HIGH.
- All read cycle timings are referenced from the last valid address to the first transitioning address.
- $\overline{CE1}$  or  $\overline{WE}$  must be HIGH or CE2 LOW during address transitions.
- All write cycle timings are referenced from the last valid address to the first transitioning address.
- $\overline{CE1}$  and CE2 have identical timing.



## Ordering codes

Package \ Access Time	12 ns	15 ns	20 ns	25 ns	35 ns
Plastic DIP, 300 mil	AS7C512-12PC AS7C512L-12PC	AS7C512-15PC AS7C512L-15PC	AS7C512-20PC AS7C512L-20PC	AS7C512-25PC AS7C512L-25PC	AS7C512-35PC AS7C512L-35PC
Plastic SOJ, 300 mil	AS7C512-12JC AS7C512L-12JC	AS7C512-15JC AS7C512L-15JC	AS7C512-20JC AS7C512L-20JC	AS7C512-25JC AS7C512L-25JC	AS7C512-35JC AS7C512L-35JC
Plastic SOIC, 525 mil	AS7C512-12SC AS7C512L-12SC	AS7C512-15SC AS7C512L-15SC	AS7C512-20SC AS7C512L-20SC	AS7C512-25SC AS7C512L-25SC	AS7C512-35SC AS7C512L-35SC

## Part numbering system

AS7C	512	X	-XX	X	C
SRAM prefix	Device number	Blank = Standard power L = Low power	Access time	Package: P = PDIP 300 mil J = SOJ 300 mil S = SOIC 525 mil	Commercial temperature range, 0°C to 70 °C

## Representatives, distributors, and sales offices

<b>DOMESTIC REPS</b>		<b>KANSAS</b> CenTech (816) 358-8100			<b>NEW JERSEY</b> <b>North</b> ERA Associates (800) 645-5500			<b>TEXAS</b> Southern States Marketing <b>Austin</b> (512) 835-5822			<b>EUROPE</b> Britcomp Sales <b>Surrey, England</b> +44-1932 347077 +44-1932 346256			<b>TAIWAN</b> Asian Specific Tech. +886-2-521-2363						
<b>ALABAMA</b>		Concord Component (205) 772-8883			<b>KENTUCKY</b> CC Electro Sales (317) 921-5000			<b>Dallas</b> Electro Tech (610) 272-2125			<b>Munich, Germany</b> +49-894488496			<b>Golden Way Electronics</b> +886-2-698-1868 x505						
<b>ARKANSAS</b>		Southern States Marketing (214) 238-7500			<b>LOUISIANA</b> Southern States Marketing <b>North</b> (214) 238-7500			<b>Houston</b> (713) 895-8533			<b>Athismons, France</b> +33-1-69387678			<b>Puteam International</b> +886-2-729-0373						
<b>CALIFORNIA</b>		Southern States Marketing <b>South</b> (713) 895-8533			<b>NEW YORK</b> ERA Associates (516) 543-0510			<b>UTAH</b> Charles Fields & Assoc. (801) 299-8228			<b>interACTIVE</b>			<b>DISTRIBUTORS</b>						
<b>North</b>		Brooks Technical (415) 960-3880			<b>MAINE</b> Kitchen & Kutchin (617) 229-2660			<b>Rochester</b> Tri-Tech (716) 385-6500			<b>Great Britain, Ireland</b> +44-1773-740263			<b>All American</b> HQ: (305) 621-8282						
<b>LA Area</b>		Competitive Tech. (714) 450-0170			<b>Binghamton</b> Kitchen & Kutchin (607) 722-3580			<b>VERMONT</b> Kitchen & Kutchin (617) 229-2660			<b>Holland, Spain, Italy, Belgium, Hungary, Russia</b> +31-2526-21222			<b>Axis: Components, Inc.</b> HQ: (800) 556-0225						
<b>San Diego</b>		ATS (619) 634-1488			<b>MARYLAND</b> Chesapeake Tech. (301) 236-0530			<b>North Carolina</b> Concord Component (919) 846-3441			<b>WASHINGTON</b> ES/Chase (206) 823-9535			<b>Future Electronics</b> HQ: (514) 594-7710						
<b>COLORADO</b>		Technology Sales (303) 692-8835			<b>MASSACHUSETTS</b> Kitchen & Kutchin (617) 229-2660			<b>NORTH DAKOTA</b> D. A. Case Associates (612) 831-6777			<b>VIRGINIA</b> Chesapeake Tech. (301) 236-0530			<b>Interface Electronics</b> HQ: (800) 632-7792						
<b>CONNECTICUT</b>		Kitchen & Kutchin (203) 239-0122			<b>MAINES</b> Enco Group (810) 338-8600			<b>OHIO</b> Midwest Marketing Assoc. <b>Lyndhurst</b> (216) 381-8575			<b>WASHINGT</b> ES/Chase (301) 236-0530			<b>Please contact your rep to locate a distributor near you</b>						
<b>DELAWARE</b>		Electro Tech (610) 272-2125			<b>MINNESOTA</b> D. A. Case Associates (612) 831-6777			<b>ROCHESTER</b> D. A. Case Associates (612) 831-6777			<b>INDIA</b> Priya Electronics, Inc. San Jose, CA USA (408) 954-1866			<b>Axis: Components, Inc.</b> HQ: (800) 556-0225						
<b>FLORIDA</b>		Micro-Electronic Comp. <b>Deerfield Beach</b> (954) 426-8944			<b>MICHIGAN</b> Enco Group (810) 338-8600			<b>DAYTON</b> (513) 433-2511			<b>WISCONSIN</b> D. A. Case Associates (612) 831-6777			<b>Future Electronics</b> HQ: (514) 594-7710						
<b>GEORGIA</b>		Concord Component (770) 416-9597			<b>MISSISSIPPI</b> Concord Component (205) 772-8883			<b>OKLAHOMA</b> Southern States Marketing (214) 238-7500			<b>WEST VIRGINIA</b> Chesapeake Tech. (301) 236-0530			<b>Interface Electronics</b> HQ: (800) 632-7792						
<b>Orlando</b>		(407) 682-9602			<b>MISSOURI</b> CenTech (314) 291-4230			<b>OREGON</b> ES/Chase (503) 684-5500			<b>INDIA</b> Priya Electronics, Inc. San Jose, CA USA (408) 954-1866			<b>Please contact your rep to locate a distributor near you</b>						
<b>Tampa</b>		(813) 393-5011			<b>PENNSYLVANIA</b> Kitchen & Kutchin (609) 381-5800			<b>PENNSYLVANIA</b> Kitchen & Kutchin (609) 381-5800			<b>INDIA</b> Satcom Sales & Svrcs. +91-40-761-4675			<b>SALES OFFICES</b>						
<b>GEORGIA</b>		Concord Component (770) 416-9597			<b>MISSISSIPPI</b> Concord Component (205) 772-8883			<b>MISSISSIPPI</b> Concord Component (205) 772-8883			<b>HEADQUARTERS</b> Alliance Semiconductor San Jose, CA (408) 383-4900			<b>HEADQUARTERS</b> Alliance Semiconductor San Jose, CA (408) 383-4900						
<b>HAWAII</b>		Brooks Technical (415) 960-3880			<b>IDAHO</b> ES/Chase (503) 684-5500			<b>IDAHO</b> ES/Chase (503) 684-5500			<b>KOREA</b> FM Korea +82-2-596-3880 fm@ktmnet.co.kr			<b>NORTHEAST AREA</b> Alliance Semiconductor Boston, MA (617) 239-8127						
<b>ILLINOIS</b>		NEC/ES			<b>ILLINOIS</b> El-Mech (312) 794-9100			<b>ILLINOIS</b> CenTech (314) 291-4230			<b>ASIA</b> Rohm Co. Ltd. +81-75-311-2121			<b>TECHNICAL CENTER</b>						
<b>INDIANA</b>		CC Electro Sales (317) 921-5000			<b>INDIANA</b> CenTech (314) 291-4230			<b>INDIANA</b> CenTech (314) 291-4230			<b>ASIA</b> El-Mech Technology +972-9-562-666			<b>ASIA</b> Alliance Semiconductor Tel:+886-2-516-7995 Fax:+886-2-517-4928 alliance@netra.wow.net.tw						
<p>Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.</p>																				
3099 North First Street				ALLIANCE SEMICONDUCTOR				San Jose, CA 95134 Tel (408) 383-4900 Fax (408) 383-4999 www.alsc.com				Copyright © 1996 All rights reserved.				June 1996				
Printed in U.S.A.																				