2 module buffer_pool_tb();
15 wire stream_clk, stream_rst;
21 wire [31:0] wr0_data, wr1_data, wr2_data, wr3_data;
22 wire [31:0] rd0_data, rd1_data, rd2_data, rd3_data;
23 wire [3:0] wr0_flags, wr1_flags, wr2_flags, wr3_flags;
24 wire [3:0] rd0_flags, rd1_flags, rd2_flags, rd3_flags;
25 wire wr0_ready, wr1_ready, wr2_ready, wr3_ready;
26 wire rd0_ready, rd1_ready, rd2_ready, rd3_ready;
27 wire wr0_write, wr1_write, wr2_write, wr3_write;
28 wire rd0_read, rd1_read, rd2_read, rd3_read;
42 .stream_clk(stream_clk),
43 .stream_rst(stream_rst),
45 .set_stb(set_stb),.set_addr(set_addr),.set_data(set_data),
47 .wr0_data_i(wr0_data), .wr0_write_i(wr0_write), .wr0_flags_i(wr0_flags), .wr0_ready_o(wr0_ready),
48 .wr1_data_i(wr1_data), .wr1_write_i(wr1_write), .wr1_flags_i(wr1_flags), .wr1_ready_o(wr1_ready),
49 .wr2_data_i(wr2_data), .wr2_write_i(wr2_write), .wr2_flags_i(wr2_flags), .wr2_ready_o(wr2_ready),
50 .wr3_data_i(wr3_data), .wr3_write_i(wr3_write), .wr3_flags_i(wr3_flags), .wr3_ready_o(wr3_ready),
52 .rd0_data_o(rd0_data), .rd0_read_i(rd0_read), .rd0_flags_o(rd0_flags), .rd0_ready_o(rd0_ready),
53 .rd1_data_o(rd1_data), .rd1_read_i(rd1_read), .rd1_flags_o(rd1_flags), .rd1_ready_o(rd1_ready),
54 .rd2_data_o(rd2_data), .rd2_read_i(rd2_read), .rd2_flags_o(rd2_flags), .rd2_ready_o(rd2_ready),
55 .rd3_data_o(rd3_data), .rd3_read_i(rd3_read), .rd3_flags_o(rd3_flags), .rd3_ready_o(rd3_ready)
58 endmodule // buffer_pool_tb