1 # SPDX-License-Identifier: GPL-2.0-or-later
3 # This is a stm32h750b-dk with a single STM32H750XBH6 chip.
4 # www.st.com/en/product/stm32h750b-dk.html
7 # This is for using the onboard STLINK
8 source [find interface/stlink.cfg]
10 transport select hla_swd
12 set CHIPNAME stm32h750xbh6
15 if {![info exists QUADSPI]} {
19 source [find target/stm32h7x.cfg]
21 reset_config srst_only
23 source [find board/stm32h7x_dual_qspi.cfg]
25 $_CHIPNAME.cpu0 configure -event reset-init {
28 mmw 0x52002000 0x00000004 0x0000000B ;# FLASH_ACR: 4 WS for 192 MHZ HCLK
30 mmw 0x58024400 0x00000001 0x00000018 ;# RCC_CR: HSIDIV=1, HSI on
31 mmw 0x58024410 0x10000000 0xEE000007 ;# RCC_CFGR: MCO2=system, MCO2PRE=8, HSI as system clock
32 mww 0x58024418 0x00000040 ;# RCC_D1CFGR: D1CPRE=1, D1PPRE=2, HPRE=1
33 mww 0x5802441C 0x00000440 ;# RCC_D2CFGR: D2PPRE2=2, D2PPRE1=2
34 mww 0x58024420 0x00000040 ;# RCC_D3CFGR: D3PPRE=2
35 mww 0x58024428 0x00000040 ;# RCC_PPLCKSELR: DIVM3=0, DIVM2=0, DIVM1=4, PLLSRC=HSI
36 mmw 0x5802442C 0x0001000C 0x00000002 ;# RCC_PLLCFGR: PLL1RGE=8MHz to 16MHz, PLL1VCOSEL=wide
37 mww 0x58024430 0x01070217 ;# RCC_PLL1DIVR: 192 MHz: DIVR1=2, DIVQ=8, DIVP1=2, DIVN1=24
38 mmw 0x58024400 0x01000000 0 ;# RCC_CR: PLL1ON=1
40 mmw 0x58024410 0x00000003 0 ;# RCC_CFGR: PLL1 as system clock