1 #use combined on interfaces or targets that can't set TRST/SRST separately
\r
2 reset_config srst_only srst_pulls_trst
\r
4 if { [info exists CHIPNAME] } {
\r
5 set _CHIPNAME $CHIPNAME
\r
7 set _CHIPNAME at91sam7s
\r
10 if { [info exists ENDIAN] } {
\r
11 set _ENDIAN $ENDIAN
\r
16 if { [info exists CPUTAPID ] } {
\r
17 set _CPUTAPID $CPUTAPID
\r
19 set _CPUTAPID 0x3f0f0f0f
\r
22 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
\r
24 set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
\r
26 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi
\r
27 $_TARGETNAME configure -event reset-init {
\r
29 # RSTC_CR : Reset peripherals
\r
30 mww 0xfffffd00 0xa5000004
\r
32 mww 0xfffffd44 0x00008000
\r
34 mww 0xfffffd08 0xa5000001
\r
35 # CKGR_MOR : enable the main oscillator
\r
36 mww 0xfffffc20 0x00000601
\r
38 # CKGR_PLLR: 96.1097 MHz
\r
39 mww 0xfffffc2c 0x00481c0e
\r
41 # PMC_MCKR : MCK = PLL / 2 ~= 48 MHz
\r
42 mww 0xfffffc30 0x00000007
\r
44 # MC_FMR: flash mode (FWS=1,FMCN=73)
\r
45 mww 0xffffff60 0x00490100
\r
49 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x00200000 -work-area-size 0x4000 -work-area-backup 0
\r
51 #flash bank <driver> <base_addr> <size> <chip_width> <bus_width> <target_number> [<target_name> <banks> <sectors_per_bank> <pages_per_sector> <page_size> <num_nvmbits> <ext_freq_khz>]
\r
52 flash bank at91sam7 0 0 0 0 0 0 0 0 0 0 0 0 18432
\r
54 # For more information about the configuration files, take a look at:
\r