git.gag.com Git - fw/openocd/blob - src/target/etm.c

   1 /***************************************************************************
   2  *   Copyright (C) 2005 by Dominic Rath                                    *
   3  *   Dominic.Rath@gmx.de                                                   *
   4  *                                                                         *
   5  *   This program is free software; you can redistribute it and/or modify  *
   6  *   it under the terms of the GNU General Public License as published by  *
   7  *   the Free Software Foundation; either version 2 of the License, or     *
   8  *   (at your option) any later version.                                   *
   9  *                                                                         *
  10  *   This program is distributed in the hope that it will be useful,       *
  11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  13  *   GNU General Public License for more details.                          *
  14  *                                                                         *
  15  *   You should have received a copy of the GNU General Public License     *
  16  *   along with this program; if not, write to the                         *
  17  *   Free Software Foundation, Inc.,                                       *
  18  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  19  ***************************************************************************/
  20 #ifdef HAVE_CONFIG_H
  21 #include "config.h"
  22 #endif
  23
  24 #include <string.h>
  25
  26 #include "etm.h"
  27 #include "etb.h"
  28
  29 #include "armv4_5.h"
  30 #include "arm7_9_common.h"
  31 #include "arm_disassembler.h"
  32 #include "arm_simulator.h"
  33
  34 #include "log.h"
  35 #include "arm_jtag.h"
  36 #include "types.h"
  37 #include "binarybuffer.h"
  38 #include "target.h"
  39 #include "register.h"
  40 #include "jtag.h"
  41 #include "fileio.h"
  42
  43 #include <stdlib.h>
  44
  45 /* ETM register access functionality
  46  *
  47  */
  48
  49 bitfield_desc_t etm_comms_ctrl_bitfield_desc[] =
  50 {
  51         {"R", 1},
  52         {"W", 1},
  53         {"reserved", 26},
  54         {"version", 4}
  55 };
  56
  57 int etm_reg_arch_info[] =
  58 {
  59         0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
  60         0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,
  61         0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17,
  62         0x18, 0x19, 0x1a, 0x1b, 0x1c, 0x1d, 0x1e, 0x1f,
  63         0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27,
  64         0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, 0x2e, 0x2f,
  65         0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37,
  66         0x38, 0x39, 0x3a, 0x3b, 0x3c, 0x3d, 0x3e, 0x3f,
  67         0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47,
  68         0x48, 0x49, 0x4a, 0x4b, 0x4c, 0x4d, 0x4e, 0x4f,
  69         0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57,
  70         0x58, 0x59, 0x5a, 0x5b, 0x5c, 0x5d, 0x5e, 0x5f,
  71         0x60, 0x61, 0x62, 0x63, 0x64, 0x65, 0x67,
  72         0x68, 0x69, 0x6a, 0x6b, 0x6c, 0x6d, 0x6e, 0x6f,
  73 };
  74
  75 int etm_reg_arch_size_info[] =
  76 {
  77         32, 32, 17, 8, 3, 9, 32, 16,
  78         17, 26, 25, 8, 17, 32, 32, 17,
  79         32, 32, 32, 32, 32, 32, 32, 32,
  80         32, 32, 32, 32, 32, 32, 32, 32,
  81         7, 7, 7, 7, 7, 7, 7, 7,
  82         7, 7, 7, 7, 7, 7, 7, 7,
  83         32, 32, 32, 32, 32, 32, 32, 32,
  84         32, 32, 32, 32, 32, 32, 32, 32,
  85         32, 32, 32, 32, 32, 32, 32, 32,
  86         32, 32, 32, 32, 32, 32, 32, 32,
  87         16, 16, 16, 16, 18, 18, 18, 18,
  88         17, 17, 17, 17, 16, 16, 16, 16,
  89         17, 17, 17, 17, 17, 17, 2,
  90         17, 17, 17, 17, 32, 32, 32, 32
  91 };
  92
  93 char* etm_reg_list[] =
  94 {
  95         "ETM_CTRL",
  96         "ETM_CONFIG",
  97         "ETM_TRIG_EVENT",
  98         "ETM_MMD_CTRL",
  99         "ETM_STATUS",
 100         "ETM_SYS_CONFIG",
 101         "ETM_TRACE_RESOURCE_CTRL",
 102         "ETM_TRACE_EN_CTRL2",
 103         "ETM_TRACE_EN_EVENT",
 104         "ETM_TRACE_EN_CTRL1",
 105         "ETM_FIFOFULL_REGION",
 106         "ETM_FIFOFULL_LEVEL",
 107         "ETM_VIEWDATA_EVENT",
 108         "ETM_VIEWDATA_CTRL1",
 109         "ETM_VIEWDATA_CTRL2",
 110         "ETM_VIEWDATA_CTRL3",
 111         "ETM_ADDR_COMPARATOR_VALUE1",
 112         "ETM_ADDR_COMPARATOR_VALUE2",
 113         "ETM_ADDR_COMPARATOR_VALUE3",
 114         "ETM_ADDR_COMPARATOR_VALUE4",
 115         "ETM_ADDR_COMPARATOR_VALUE5",
 116         "ETM_ADDR_COMPARATOR_VALUE6",
 117         "ETM_ADDR_COMPARATOR_VALUE7",
 118         "ETM_ADDR_COMPARATOR_VALUE8",
 119         "ETM_ADDR_COMPARATOR_VALUE9",
 120         "ETM_ADDR_COMPARATOR_VALUE10",
 121         "ETM_ADDR_COMPARATOR_VALUE11",
 122         "ETM_ADDR_COMPARATOR_VALUE12",
 123         "ETM_ADDR_COMPARATOR_VALUE13",
 124         "ETM_ADDR_COMPARATOR_VALUE14",
 125         "ETM_ADDR_COMPARATOR_VALUE15",
 126         "ETM_ADDR_COMPARATOR_VALUE16",
 127         "ETM_ADDR_ACCESS_TYPE1",
 128         "ETM_ADDR_ACCESS_TYPE2",
 129         "ETM_ADDR_ACCESS_TYPE3",
 130         "ETM_ADDR_ACCESS_TYPE4",
 131         "ETM_ADDR_ACCESS_TYPE5",
 132         "ETM_ADDR_ACCESS_TYPE6",
 133         "ETM_ADDR_ACCESS_TYPE7",
 134         "ETM_ADDR_ACCESS_TYPE8",
 135         "ETM_ADDR_ACCESS_TYPE9",
 136         "ETM_ADDR_ACCESS_TYPE10",
 137         "ETM_ADDR_ACCESS_TYPE11",
 138         "ETM_ADDR_ACCESS_TYPE12",
 139         "ETM_ADDR_ACCESS_TYPE13",
 140         "ETM_ADDR_ACCESS_TYPE14",
 141         "ETM_ADDR_ACCESS_TYPE15",
 142         "ETM_ADDR_ACCESS_TYPE16",
 143         "ETM_DATA_COMPARATOR_VALUE1",
 144         "ETM_DATA_COMPARATOR_VALUE2",
 145         "ETM_DATA_COMPARATOR_VALUE3",
 146         "ETM_DATA_COMPARATOR_VALUE4",
 147         "ETM_DATA_COMPARATOR_VALUE5",
 148         "ETM_DATA_COMPARATOR_VALUE6",
 149         "ETM_DATA_COMPARATOR_VALUE7",
 150         "ETM_DATA_COMPARATOR_VALUE8",
 151         "ETM_DATA_COMPARATOR_VALUE9",
 152         "ETM_DATA_COMPARATOR_VALUE10",
 153         "ETM_DATA_COMPARATOR_VALUE11",
 154         "ETM_DATA_COMPARATOR_VALUE12",
 155         "ETM_DATA_COMPARATOR_VALUE13",
 156         "ETM_DATA_COMPARATOR_VALUE14",
 157         "ETM_DATA_COMPARATOR_VALUE15",
 158         "ETM_DATA_COMPARATOR_VALUE16",
 159         "ETM_DATA_COMPARATOR_MASK1",
 160         "ETM_DATA_COMPARATOR_MASK2",
 161         "ETM_DATA_COMPARATOR_MASK3",
 162         "ETM_DATA_COMPARATOR_MASK4",
 163         "ETM_DATA_COMPARATOR_MASK5",
 164         "ETM_DATA_COMPARATOR_MASK6",
 165         "ETM_DATA_COMPARATOR_MASK7",
 166         "ETM_DATA_COMPARATOR_MASK8",
 167         "ETM_DATA_COMPARATOR_MASK9",
 168         "ETM_DATA_COMPARATOR_MASK10",
 169         "ETM_DATA_COMPARATOR_MASK11",
 170         "ETM_DATA_COMPARATOR_MASK12",
 171         "ETM_DATA_COMPARATOR_MASK13",
 172         "ETM_DATA_COMPARATOR_MASK14",
 173         "ETM_DATA_COMPARATOR_MASK15",
 174         "ETM_DATA_COMPARATOR_MASK16",
 175         "ETM_COUNTER_INITAL_VALUE1",
 176         "ETM_COUNTER_INITAL_VALUE2",
 177         "ETM_COUNTER_INITAL_VALUE3",
 178         "ETM_COUNTER_INITAL_VALUE4",
 179         "ETM_COUNTER_ENABLE1",
 180         "ETM_COUNTER_ENABLE2",
 181         "ETM_COUNTER_ENABLE3",
 182         "ETM_COUNTER_ENABLE4",
 183         "ETM_COUNTER_RELOAD_VALUE1",
 184         "ETM_COUNTER_RELOAD_VALUE2",
 185         "ETM_COUNTER_RELOAD_VALUE3",
 186         "ETM_COUNTER_RELOAD_VALUE4",
 187         "ETM_COUNTER_VALUE1",
 188         "ETM_COUNTER_VALUE2",
 189         "ETM_COUNTER_VALUE3",
 190         "ETM_COUNTER_VALUE4",
 191         "ETM_SEQUENCER_CTRL1",
 192         "ETM_SEQUENCER_CTRL2",
 193         "ETM_SEQUENCER_CTRL3",
 194         "ETM_SEQUENCER_CTRL4",
 195         "ETM_SEQUENCER_CTRL5",
 196         "ETM_SEQUENCER_CTRL6",
 197         "ETM_SEQUENCER_STATE",
 198         "ETM_EXTERNAL_OUTPUT1",
 199         "ETM_EXTERNAL_OUTPUT2",
 200         "ETM_EXTERNAL_OUTPUT3",
 201         "ETM_EXTERNAL_OUTPUT4",
 202         "ETM_CONTEXTID_COMPARATOR_VALUE1",
 203         "ETM_CONTEXTID_COMPARATOR_VALUE2",
 204         "ETM_CONTEXTID_COMPARATOR_VALUE3",
 205         "ETM_CONTEXTID_COMPARATOR_MASK"
 206 };
 207
 208 int etm_reg_arch_type = -1;
 209
 210 int etm_get_reg(reg_t *reg);
 211 int etm_set_reg(reg_t *reg, u32 value);
 212 int etm_set_reg_w_exec(reg_t *reg, u8 *buf);
 213
 214 int etm_write_reg(reg_t *reg, u32 value);
 215 int etm_read_reg(reg_t *reg);
 216
 217 command_t *etm_cmd = NULL;
 218
 219 reg_cache_t* etm_build_reg_cache(target_t *target, arm_jtag_t *jtag_info, etm_context_t *etm_ctx)
 220 {
 221         reg_cache_t *reg_cache = malloc(sizeof(reg_cache_t));
 222         reg_t *reg_list = NULL;
 223         etm_reg_t *arch_info = NULL;
 224         int num_regs = sizeof(etm_reg_arch_info)/sizeof(int);
 225         int i;
 226         u32 etm_ctrl_value;
 227
 228         /* register a register arch-type for etm registers only once */
 229         if (etm_reg_arch_type == -1)
 230                 etm_reg_arch_type = register_reg_arch_type(etm_get_reg, etm_set_reg_w_exec);
 231
 232         /* the actual registers are kept in two arrays */
 233         reg_list = calloc(num_regs, sizeof(reg_t));
 234         arch_info = calloc(num_regs, sizeof(etm_reg_t));
 235
 236         /* fill in values for the reg cache */
 237         reg_cache->name = "etm registers";
 238         reg_cache->next = NULL;
 239         reg_cache->reg_list = reg_list;
 240         reg_cache->num_regs = num_regs;
 241
 242         /* set up registers */
 243         for (i = 0; i < num_regs; i++)
 244         {
 245                 reg_list[i].name = etm_reg_list[i];
 246                 reg_list[i].size = 32;
 247                 reg_list[i].dirty = 0;
 248                 reg_list[i].valid = 0;
 249                 reg_list[i].bitfield_desc = NULL;
 250                 reg_list[i].num_bitfields = 0;
 251                 reg_list[i].value = calloc(1, 4);
 252                 reg_list[i].arch_info = &arch_info[i];
 253                 reg_list[i].arch_type = etm_reg_arch_type;
 254                 reg_list[i].size = etm_reg_arch_size_info[i];
 255                 arch_info[i].addr = etm_reg_arch_info[i];
 256                 arch_info[i].jtag_info = jtag_info;
 257         }
 258
 259         /* initialize some ETM control register settings */
 260         etm_get_reg(&reg_list[ETM_CTRL]);
 261         etm_ctrl_value = buf_get_u32(reg_list[ETM_CTRL].value, 0, reg_list[ETM_CTRL].size);
 262
 263         /* clear the ETM powerdown bit (0) */
 264         etm_ctrl_value &= ~0x1;
 265
 266         /* configure port width (6:4), mode (17:16) and clocking (13) */
 267         etm_ctrl_value = (etm_ctrl_value &
 268                 ~ETM_PORT_WIDTH_MASK & ~ETM_PORT_MODE_MASK & ~ETM_PORT_CLOCK_MASK)
 269                 | etm_ctx->portmode;
 270
 271         buf_set_u32(reg_list[ETM_CTRL].value, 0, reg_list[ETM_CTRL].size, etm_ctrl_value);
 272         etm_store_reg(&reg_list[ETM_CTRL]);
 273
 274         /* the ETM might have an ETB connected */
 275         if (strcmp(etm_ctx->capture_driver->name, "etb") == 0)
 276         {
 277                 etb_t *etb = etm_ctx->capture_driver_priv;
 278
 279                 if (!etb)
 280                 {
 281                         ERROR("etb selected as etm capture driver, but no ETB configured");
 282                         return ERROR_OK;
 283                 }
 284
 285                 reg_cache->next = etb_build_reg_cache(etb);
 286
 287                 etb->reg_cache = reg_cache->next;
 288         }
 289
 290         if (etm_ctx->capture_driver->init(etm_ctx) != ERROR_OK)
 291         {
 292                 ERROR("ETM capture driver initialization failed");
 293                 exit(-1);
 294         }
 295
 296         return reg_cache;
 297 }
 298
 299 int etm_get_reg(reg_t *reg)
 300 {
 301         if (etm_read_reg(reg) != ERROR_OK)
 302         {
 303                 ERROR("BUG: error scheduling etm register read");
 304                 exit(-1);
 305         }
 306
 307         if (jtag_execute_queue() != ERROR_OK)
 308         {
 309                 ERROR("register read failed");
 310         }
 311
 312         return ERROR_OK;
 313 }
 314
 315 int etm_read_reg_w_check(reg_t *reg, u8* check_value, u8* check_mask)
 316 {
 317         etm_reg_t *etm_reg = reg->arch_info;
 318         u8 reg_addr = etm_reg->addr & 0x7f;
 319         scan_field_t fields[3];
 320
 321         DEBUG("%i", etm_reg->addr);
 322
 323         jtag_add_end_state(TAP_RTI);
 324         arm_jtag_scann(etm_reg->jtag_info, 0x6);
 325         arm_jtag_set_instr(etm_reg->jtag_info, etm_reg->jtag_info->intest_instr, NULL);
 326
 327         fields[0].device = etm_reg->jtag_info->chain_pos;
 328         fields[0].num_bits = 32;
 329         fields[0].out_value = reg->value;
 330         fields[0].out_mask = NULL;
 331         fields[0].in_value = NULL;
 332         fields[0].in_check_value = NULL;
 333         fields[0].in_check_mask = NULL;
 334         fields[0].in_handler = NULL;
 335         fields[0].in_handler_priv = NULL;
 336
 337         fields[1].device = etm_reg->jtag_info->chain_pos;
 338         fields[1].num_bits = 7;
 339         fields[1].out_value = malloc(1);
 340         buf_set_u32(fields[1].out_value, 0, 7, reg_addr);
 341         fields[1].out_mask = NULL;
 342         fields[1].in_value = NULL;
 343         fields[1].in_check_value = NULL;
 344         fields[1].in_check_mask = NULL;
 345         fields[1].in_handler = NULL;
 346         fields[1].in_handler_priv = NULL;
 347
 348         fields[2].device = etm_reg->jtag_info->chain_pos;
 349         fields[2].num_bits = 1;
 350         fields[2].out_value = malloc(1);
 351         buf_set_u32(fields[2].out_value, 0, 1, 0);
 352         fields[2].out_mask = NULL;
 353         fields[2].in_value = NULL;
 354         fields[2].in_check_value = NULL;
 355         fields[2].in_check_mask = NULL;
 356         fields[2].in_handler = NULL;
 357         fields[2].in_handler_priv = NULL;
 358
 359         jtag_add_dr_scan(3, fields, -1, NULL);
 360
 361         fields[0].in_value = reg->value;
 362         fields[0].in_check_value = check_value;
 363         fields[0].in_check_mask = check_mask;
 364
 365         jtag_add_dr_scan(3, fields, -1, NULL);
 366
 367         free(fields[1].out_value);
 368         free(fields[2].out_value);
 369
 370         return ERROR_OK;
 371 }
 372
 373 int etm_read_reg(reg_t *reg)
 374 {
 375         return etm_read_reg_w_check(reg, NULL, NULL);
 376 }
 377
 378 int etm_set_reg(reg_t *reg, u32 value)
 379 {
 380         if (etm_write_reg(reg, value) != ERROR_OK)
 381         {
 382                 ERROR("BUG: error scheduling etm register write");
 383                 exit(-1);
 384         }
 385
 386         buf_set_u32(reg->value, 0, reg->size, value);
 387         reg->valid = 1;
 388         reg->dirty = 0;
 389
 390         return ERROR_OK;
 391 }
 392
 393 int etm_set_reg_w_exec(reg_t *reg, u8 *buf)
 394 {
 395         etm_set_reg(reg, buf_get_u32(buf, 0, reg->size));
 396
 397         if (jtag_execute_queue() != ERROR_OK)
 398         {
 399                 ERROR("register write failed");
 400                 exit(-1);
 401         }
 402         return ERROR_OK;
 403 }
 404
 405 int etm_write_reg(reg_t *reg, u32 value)
 406 {
 407         etm_reg_t *etm_reg = reg->arch_info;
 408         u8 reg_addr = etm_reg->addr & 0x7f;
 409         scan_field_t fields[3];
 410
 411         DEBUG("%i: 0x%8.8x", etm_reg->addr, value);
 412
 413         jtag_add_end_state(TAP_RTI);
 414         arm_jtag_scann(etm_reg->jtag_info, 0x6);
 415         arm_jtag_set_instr(etm_reg->jtag_info, etm_reg->jtag_info->intest_instr, NULL);
 416
 417         fields[0].device = etm_reg->jtag_info->chain_pos;
 418         fields[0].num_bits = 32;
 419         fields[0].out_value = malloc(4);
 420         buf_set_u32(fields[0].out_value, 0, 32, value);
 421         fields[0].out_mask = NULL;
 422         fields[0].in_value = NULL;
 423         fields[0].in_check_value = NULL;
 424         fields[0].in_check_mask = NULL;
 425         fields[0].in_handler = NULL;
 426         fields[0].in_handler_priv = NULL;
 427
 428         fields[1].device = etm_reg->jtag_info->chain_pos;
 429         fields[1].num_bits = 7;
 430         fields[1].out_value = malloc(1);
 431         buf_set_u32(fields[1].out_value, 0, 7, reg_addr);
 432         fields[1].out_mask = NULL;
 433         fields[1].in_value = NULL;
 434         fields[1].in_check_value = NULL;
 435         fields[1].in_check_mask = NULL;
 436         fields[1].in_handler = NULL;
 437         fields[1].in_handler_priv = NULL;
 438
 439         fields[2].device = etm_reg->jtag_info->chain_pos;
 440         fields[2].num_bits = 1;
 441         fields[2].out_value = malloc(1);
 442         buf_set_u32(fields[2].out_value, 0, 1, 1);
 443         fields[2].out_mask = NULL;
 444         fields[2].in_value = NULL;
 445         fields[2].in_check_value = NULL;
 446         fields[2].in_check_mask = NULL;
 447         fields[2].in_handler = NULL;
 448         fields[2].in_handler_priv = NULL;
 449
 450         jtag_add_dr_scan(3, fields, -1, NULL);
 451
 452         free(fields[0].out_value);
 453         free(fields[1].out_value);
 454         free(fields[2].out_value);
 455
 456         return ERROR_OK;
 457 }
 458
 459 int etm_store_reg(reg_t *reg)
 460 {
 461         return etm_write_reg(reg, buf_get_u32(reg->value, 0, reg->size));
 462 }
 463
 464 /* ETM trace analysis functionality
 465  *
 466  */
 467 extern etm_capture_driver_t etb_capture_driver;
 468 extern etm_capture_driver_t etm_dummy_capture_driver;
 469 #if BUILD_OOCD_TRACE == 1
 470 extern etm_capture_driver_t oocd_trace_capture_driver;
 471 #endif
 472
 473 etm_capture_driver_t *etm_capture_drivers[] =
 474 {
 475         &etb_capture_driver,
 476         &etm_dummy_capture_driver,
 477 #if BUILD_OOCD_TRACE == 1
 478         &oocd_trace_capture_driver,
 479 #endif
 480         NULL
 481 };
 482
 483 char *etmv1v1_branch_reason_strings[] =
 484 {
 485         "normal PC change",
 486         "tracing enabled",
 487         "trace restarted after overflow",
 488         "exit from debug",
 489         "periodic synchronization",
 490         "reserved",
 491         "reserved",
 492         "reserved",
 493 };
 494
 495 int etm_read_instruction(etm_context_t *ctx, arm_instruction_t *instruction)
 496 {
 497         int i;
 498         int section = -1;
 499         u32 size_read;
 500         u32 opcode;
 501         int retval;
 502
 503         if (!ctx->image)
 504                 return ERROR_TRACE_IMAGE_UNAVAILABLE;
 505
 506         /* search for the section the current instruction belongs to */
 507         for (i = 0; i < ctx->image->num_sections; i++)
 508         {
 509                 if ((ctx->image->sections[i].base_address <= ctx->current_pc) &&
 510                         (ctx->image->sections[i].base_address + ctx->image->sections[i].size > ctx->current_pc))
 511                 {
 512                         section = i;
 513                         break;
 514                 }
 515         }
 516
 517         if (section == -1)
 518         {
 519                 /* current instruction couldn't be found in the image */
 520                 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE;
 521         }
 522
 523         if (ctx->core_state == ARMV4_5_STATE_ARM)
 524         {
 525                 u8 buf[4];
 526                 if ((retval = image_read_section(ctx->image, section,
 527                         ctx->current_pc - ctx->image->sections[section].base_address,
 528                         4, buf, &size_read)) != ERROR_OK)
 529                 {
 530                         ERROR("error while reading instruction: %i", retval);
 531                         return ERROR_TRACE_INSTRUCTION_UNAVAILABLE;
 532                 }
 533                 opcode = target_buffer_get_u32(ctx->target, buf);
 534                 arm_evaluate_opcode(opcode, ctx->current_pc, instruction);
 535         }
 536         else if (ctx->core_state == ARMV4_5_STATE_THUMB)
 537         {
 538                 u8 buf[2];
 539                 if ((retval = image_read_section(ctx->image, section,
 540                         ctx->current_pc - ctx->image->sections[section].base_address,
 541                         2, buf, &size_read)) != ERROR_OK)
 542                 {
 543                         ERROR("error while reading instruction: %i", retval);
 544                         return ERROR_TRACE_INSTRUCTION_UNAVAILABLE;
 545                 }
 546                 opcode = target_buffer_get_u16(ctx->target, buf);
 547                 thumb_evaluate_opcode(opcode, ctx->current_pc, instruction);
 548         }
 549         else if (ctx->core_state == ARMV4_5_STATE_JAZELLE)
 550         {
 551                 ERROR("BUG: tracing of jazelle code not supported");
 552                 exit(-1);
 553         }
 554         else
 555         {
 556                 ERROR("BUG: unknown core state encountered");
 557                 exit(-1);
 558         }
 559
 560         return ERROR_OK;
 561 }
 562
 563 int etmv1_next_packet(etm_context_t *ctx, u8 *packet, int apo)
 564 {
 565         while (ctx->data_index < ctx->trace_depth)
 566         {
 567                 /* if the caller specified an address packet offset, skip until the
 568                  * we reach the n-th cycle marked with tracesync */
 569                 if (apo > 0)
 570                 {
 571                         if (ctx->trace_data[ctx->data_index].flags & ETMV1_TRACESYNC_CYCLE)
 572                                 apo--;
 573
 574                         if (apo > 0)
 575                         {
 576                                 ctx->data_index++;
 577                                 ctx->data_half = 0;
 578                         }
 579                         continue;
 580                 }
 581
 582                 /* no tracedata output during a TD cycle
 583                  * or in a trigger cycle */
 584                 if ((ctx->trace_data[ctx->data_index].pipestat == STAT_TD)
 585                         || (ctx->trace_data[ctx->data_index].flags & ETMV1_TRIGGER_CYCLE))
 586                 {
 587                         ctx->data_index++;
 588                         ctx->data_half = 0;
 589                         continue;
 590                 }
 591
 592                 if ((ctx->portmode & ETM_PORT_WIDTH_MASK) == ETM_PORT_16BIT)
 593                 {
 594                         if (ctx->data_half == 0)
 595                         {
 596                                 *packet = ctx->trace_data[ctx->data_index].packet & 0xff;
 597                                 ctx->data_half = 1;
 598                         }
 599                         else
 600                         {
 601                                 *packet = (ctx->trace_data[ctx->data_index].packet & 0xff00) >> 8;
 602                                 ctx->data_half = 0;
 603                                 ctx->data_index++;
 604                         }
 605                 }
 606                 else if ((ctx->portmode & ETM_PORT_WIDTH_MASK) == ETM_PORT_8BIT)
 607                 {
 608                         *packet = ctx->trace_data[ctx->data_index].packet & 0xff;
 609                         ctx->data_index++;
 610                 }
 611                 else
 612                 {
 613                         /* on a 4-bit port, a packet will be output during two consecutive cycles */
 614                         if (ctx->data_index > (ctx->trace_depth - 2))
 615                                 return -1;
 616
 617                         *packet = ctx->trace_data[ctx->data_index].packet & 0xf;
 618                         *packet |= (ctx->trace_data[ctx->data_index + 1].packet & 0xf) << 4;
 619                         ctx->data_index += 2;
 620                 }
 621
 622                 return 0;
 623         }
 624
 625         return -1;
 626 }
 627
 628 int etmv1_branch_address(etm_context_t *ctx)
 629 {
 630         int retval;
 631         u8 packet;
 632         int shift = 0;
 633         int apo;
 634         int i;
 635
 636         /* quit analysis if less than two cycles are left in the trace
 637          * because we can't extract the APO */
 638         if (ctx->data_index > (ctx->trace_depth - 2))
 639                 return -1;
 640
 641         /* a BE could be output during an APO cycle, skip the current
 642          * and continue with the new one */
 643         if (ctx->trace_data[ctx->pipe_index + 1].pipestat & 0x4)
 644                 return 1;
 645         if (ctx->trace_data[ctx->pipe_index + 2].pipestat & 0x4)
 646                 return 2;
 647
 648         /* address packet offset encoded in the next two cycles' pipestat bits */
 649         apo = ctx->trace_data[ctx->pipe_index + 1].pipestat & 0x3;
 650         apo |= (ctx->trace_data[ctx->pipe_index + 2].pipestat & 0x3) << 2;
 651
 652         /* count number of tracesync cycles between current pipe_index and data_index
 653          * i.e. the number of tracesyncs that data_index already passed by
 654          * to subtract them from the APO */
 655         for (i = ctx->pipe_index; i < ctx->data_index; i++)
 656         {
 657                 if (ctx->trace_data[ctx->pipe_index + 1].pipestat & ETMV1_TRACESYNC_CYCLE)
 658                         apo--;
 659         }
 660
 661         /* extract up to four 7-bit packets */
 662         do {
 663                 if ((retval = etmv1_next_packet(ctx, &packet, (shift == 0) ? apo + 1 : 0)) != 0)
 664                         return -1;
 665                 ctx->last_branch &= ~(0x7f << shift);
 666                 ctx->last_branch |= (packet & 0x7f) << shift;
 667                 shift += 7;
 668         } while ((packet & 0x80) && (shift < 28));
 669
 670         /* one last packet holding 4 bits of the address, plus the branch reason code */
 671         if ((shift == 28) && (packet & 0x80))
 672         {
 673                 if ((retval = etmv1_next_packet(ctx, &packet, 0)) != 0)
 674                         return -1;
 675                 ctx->last_branch &= 0x0fffffff;
 676                 ctx->last_branch |= (packet & 0x0f) << 28;
 677                 ctx->last_branch_reason = (packet & 0x70) >> 4;
 678                 shift += 4;
 679         }
 680         else
 681         {
 682                 ctx->last_branch_reason = 0;
 683         }
 684
 685         if (shift == 32)
 686         {
 687                 ctx->pc_ok = 1;
 688         }
 689
 690         /* if a full address was output, we might have branched into Jazelle state */
 691         if ((shift == 32) && (packet & 0x80))
 692         {
 693                 ctx->core_state = ARMV4_5_STATE_JAZELLE;
 694         }
 695         else
 696         {
 697                 /* if we didn't branch into Jazelle state, the current processor state is
 698                  * encoded in bit 0 of the branch target address */
 699                 if (ctx->last_branch & 0x1)
 700                 {
 701                         ctx->core_state = ARMV4_5_STATE_THUMB;
 702                         ctx->last_branch &= ~0x1;
 703                 }
 704                 else
 705                 {
 706                         ctx->core_state = ARMV4_5_STATE_ARM;
 707                         ctx->last_branch &= ~0x3;
 708                 }
 709         }
 710
 711         return 0;
 712 }
 713
 714 int etmv1_data(etm_context_t *ctx, int size, u32 *data)
 715 {
 716         int j;
 717         u8 buf[4];
 718         int retval;
 719
 720         for (j = 0; j < size; j++)
 721         {
 722                 if ((retval = etmv1_next_packet(ctx, &buf[j], 0)) != 0)
 723                         return -1;
 724         }
 725
 726         if (size == 8)
 727                 ERROR("TODO: add support for 64-bit values");
 728         else if (size == 4)
 729                 *data = target_buffer_get_u32(ctx->target, buf);
 730         else if (size == 2)
 731                 *data = target_buffer_get_u16(ctx->target, buf);
 732         else if (size == 1)
 733                 *data = buf[0];
 734
 735         return 0;
 736 }
 737
 738 int etmv1_analyze_trace(etm_context_t *ctx, struct command_context_s *cmd_ctx)
 739 {
 740         int retval;
 741         arm_instruction_t instruction;
 742
 743         /* read the trace data if it wasn't read already */
 744         if (ctx->trace_depth == 0)
 745                 ctx->capture_driver->read_trace(ctx);
 746
 747         /* start at the beginning of the captured trace */
 748         ctx->pipe_index = 0;
 749         ctx->data_index = 0;
 750         ctx->data_half = 0;
 751
 752         /* neither the PC nor the data pointer are valid */
 753         ctx->pc_ok = 0;
 754         ctx->ptr_ok = 0;
 755
 756         while (ctx->pipe_index < ctx->trace_depth)
 757         {
 758                 u8 pipestat = ctx->trace_data[ctx->pipe_index].pipestat;
 759                 u32 next_pc = ctx->current_pc;
 760                 u32 old_data_index = ctx->data_index;
 761                 u32 old_data_half = ctx->data_half;
 762                 u32 old_index = ctx->pipe_index;
 763                 u32 last_instruction = ctx->last_instruction;
 764                 u32 cycles = 0;
 765
 766                 if (ctx->trace_data[ctx->pipe_index].flags & ETMV1_TRIGGER_CYCLE)
 767                 {
 768                         command_print(cmd_ctx, "--- trigger ---");
 769                 }
 770
 771                 /* instructions execute in IE/D or BE/D cycles */
 772                 if ((pipestat == STAT_IE) || (pipestat == STAT_ID))
 773                         ctx->last_instruction = ctx->pipe_index;
 774
 775                 /* if we don't have a valid pc skip until we reach an indirect branch */
 776                 if ((!ctx->pc_ok) && (pipestat != STAT_BE))
 777                 {
 778                         ctx->pipe_index++;
 779                         continue;
 780                 }
 781
 782                 /* any indirect branch could have interrupted instruction flow
 783                  * - the branch reason code could indicate a trace discontinuity
 784                  * - a branch to the exception vectors indicates an exception
 785                  */
 786                 if ((pipestat == STAT_BE) || (pipestat == STAT_BD))
 787                 {
 788                         /* backup current data index, to be able to consume the branch address
 789                          * before examining data address and values
 790                          */
 791                         old_data_index = ctx->data_index;
 792                         old_data_half = ctx->data_half;
 793
 794                         ctx->last_instruction = ctx->pipe_index;
 795
 796                         if ((retval = etmv1_branch_address(ctx)) != 0)
 797                         {
 798                                 /* negative return value from etmv1_branch_address means we ran out of packets,
 799                                  * quit analysing the trace */
 800                                 if (retval < 0)
 801                                         break;
 802
 803                                 /* a positive return values means the current branch was abandoned,
 804                                  * and a new branch was encountered in cycle ctx->pipe_index + retval;
 805                                  */
 806                                 WARNING("abandoned branch encountered, correctnes of analysis uncertain");
 807                                 ctx->pipe_index += retval;
 808                                 continue;
 809                         }
 810
 811                         /* skip over APO cycles */
 812                         ctx->pipe_index += 2;
 813
 814                         switch (ctx->last_branch_reason)
 815                         {
 816                                 case 0x0:       /* normal PC change */
 817                                         next_pc = ctx->last_branch;
 818                                         break;
 819                                 case 0x1:       /* tracing enabled */
 820                                         command_print(cmd_ctx, "--- tracing enabled at 0x%8.8x ---", ctx->last_branch);
 821                                         ctx->current_pc = ctx->last_branch;
 822                                         ctx->pipe_index++;
 823                                         continue;
 824                                         break;
 825                                 case 0x2:       /* trace restarted after FIFO overflow */
 826                                         command_print(cmd_ctx, "--- trace restarted after FIFO overflow at 0x%8.8x ---", ctx->last_branch);
 827                                         ctx->current_pc = ctx->last_branch;
 828                                         ctx->pipe_index++;
 829                                         continue;
 830                                         break;
 831                                 case 0x3:       /* exit from debug state */
 832                                         command_print(cmd_ctx, "--- exit from debug state at 0x%8.8x ---", ctx->last_branch);
 833                                         ctx->current_pc = ctx->last_branch;
 834                                         ctx->pipe_index++;
 835                                         continue;
 836                                         break;
 837                                 case 0x4:       /* periodic synchronization point */
 838                                         next_pc = ctx->last_branch;
 839                                         break;
 840                                 default:        /* reserved */
 841                                         ERROR("BUG: branch reason code 0x%x is reserved", ctx->last_branch_reason);
 842                                         exit(-1);
 843                                         break;
 844                         }
 845
 846                         /* if we got here the branch was a normal PC change
 847                          * (or a periodic synchronization point, which means the same for that matter)
 848                          * if we didn't accquire a complete PC continue with the next cycle
 849                          */
 850                         if (!ctx->pc_ok)
 851                                 continue;
 852
 853                         /* indirect branch to the exception vector means an exception occured */
 854                         if (((ctx->last_branch >= 0x0) && (ctx->last_branch <= 0x20))
 855                                 || ((ctx->last_branch >= 0xffff0000) && (ctx->last_branch <= 0xffff0020)))
 856                         {
 857                                 if ((ctx->last_branch & 0xff) == 0x10)
 858                                 {
 859                                         command_print(cmd_ctx, "data abort");
 860                                 }
 861                                 else
 862                                 {
 863                                         command_print(cmd_ctx, "exception vector 0x%2.2x", ctx->last_branch);
 864                                         ctx->current_pc = ctx->last_branch;
 865                                         ctx->pipe_index++;
 866                                         continue;
 867                                 }
 868                         }
 869                 }
 870
 871                 /* an instruction was executed (or not, depending on the condition flags)
 872                  * retrieve it from the image for displaying */
 873                 if (ctx->pc_ok && (pipestat != STAT_WT) && (pipestat != STAT_TD) &&
 874                         !(((pipestat == STAT_BE) || (pipestat == STAT_BD)) &&
 875                                 ((ctx->last_branch_reason != 0x0) && (ctx->last_branch_reason != 0x4))))
 876                 {
 877                         if ((retval = etm_read_instruction(ctx, &instruction)) != ERROR_OK)
 878                         {
 879                                 /* can't continue tracing with no image available */
 880                                 if (retval == ERROR_TRACE_IMAGE_UNAVAILABLE)
 881                                 {
 882                                         return retval;
 883                                 }
 884                                 else if (retval == ERROR_TRACE_INSTRUCTION_UNAVAILABLE)
 885                                 {
 886                                         /* TODO: handle incomplete images */
 887                                 }
 888                         }
 889
 890                         cycles = old_index - last_instruction;
 891                 }
 892
 893                 if ((pipestat == STAT_ID) || (pipestat == STAT_BD))
 894                 {
 895                         u32 new_data_index = ctx->data_index;
 896                         u32 new_data_half = ctx->data_half;
 897
 898                         /* in case of a branch with data, the branch target address was consumed before
 899                          * we temporarily go back to the saved data index */
 900                         if (pipestat == STAT_BD)
 901                         {
 902                                 ctx->data_index = old_data_index;
 903                                 ctx->data_half = old_data_half;
 904                         }
 905
 906                         if (ctx->tracemode & ETMV1_TRACE_ADDR)
 907                         {
 908                                 u8 packet;
 909                                 int shift = 0;
 910
 911                                 do {
 912                                         if ((retval = etmv1_next_packet(ctx, &packet, 0)) != 0)
 913                                                 return -1;
 914                                         ctx->last_ptr &= ~(0x7f << shift);
 915                                         ctx->last_ptr |= (packet & 0x7f) << shift;
 916                                         shift += 7;
 917                                 } while ((packet & 0x80) && (shift < 32));
 918
 919                                 if (shift >= 32)
 920                                         ctx->ptr_ok = 1;
 921
 922                                 if (ctx->ptr_ok)
 923                                 {
 924                                         command_print(cmd_ctx, "address: 0x%8.8x", ctx->last_ptr);
 925                                 }
 926                         }
 927
 928                         if (ctx->tracemode & ETMV1_TRACE_DATA)
 929                         {
 930                                 if ((instruction.type == ARM_LDM) || (instruction.type == ARM_STM))
 931                                 {
 932                                         int i;
 933                                         for (i = 0; i < 16; i++)
 934                                         {
 935                                                 if (instruction.info.load_store_multiple.register_list & (1 << i))
 936                                                 {
 937                                                         u32 data;
 938                                                         if (etmv1_data(ctx, 4, &data) != 0)
 939                                                                 return -1;
 940                                                         command_print(cmd_ctx, "data: 0x%8.8x", data);
 941                                                 }
 942                                         }
 943                                 }
 944                                 else if ((instruction.type >= ARM_LDR) && (instruction.type <= ARM_STRH))
 945                                 {
 946                                         u32 data;
 947                                         if (etmv1_data(ctx, arm_access_size(&instruction), &data) != 0)
 948                                                 return -1;
 949                                         command_print(cmd_ctx, "data: 0x%8.8x", data);
 950                                 }
 951                         }
 952
 953                         /* restore data index after consuming BD address and data */
 954                         if (pipestat == STAT_BD)
 955                         {
 956                                 ctx->data_index = new_data_index;
 957                                 ctx->data_half = new_data_half;
 958                         }
 959                 }
 960
 961                 /* adjust PC */
 962                 if ((pipestat == STAT_IE) || (pipestat == STAT_ID))
 963                 {
 964                         if (((instruction.type == ARM_B) ||
 965                                 (instruction.type == ARM_BL) ||
 966                                 (instruction.type == ARM_BLX)) &&
 967                                 (instruction.info.b_bl_bx_blx.target_address != -1))
 968                         {
 969                                 next_pc = instruction.info.b_bl_bx_blx.target_address;
 970                         }
 971                         else
 972                         {
 973                                 next_pc += (ctx->core_state == ARMV4_5_STATE_ARM) ? 4 : 2;
 974                         }
 975                 }
 976                 else if (pipestat == STAT_IN)
 977                 {
 978                         next_pc += (ctx->core_state == ARMV4_5_STATE_ARM) ? 4 : 2;
 979                 }
 980
 981                 if ((pipestat != STAT_TD) && (pipestat != STAT_WT))
 982                 {
 983                         char cycles_text[32] = "";
 984
 985                         /* if the trace was captured with cycle accurate tracing enabled,
 986                          * output the number of cycles since the last executed instruction
 987                          */
 988                         if (ctx->tracemode & ETMV1_CYCLE_ACCURATE)
 989                         {
 990                                 snprintf(cycles_text, 32, " (%i %s)",
 991                                         cycles,
 992                                         (cycles == 1) ? "cycle" : "cycles");
 993                         }
 994
 995                         command_print(cmd_ctx, "%s%s%s",
 996                                 instruction.text,
 997                                 (pipestat == STAT_IN) ? " (not executed)" : "",
 998                                 cycles_text);
 999
1000                         ctx->current_pc = next_pc;
1001
1002                         /* packets for an instruction don't start on or before the preceding
1003                          * functional pipestat (i.e. other than WT or TD)
1004                          */
1005                         if (ctx->data_index <= ctx->pipe_index)
1006                         {
1007                                 ctx->data_index = ctx->pipe_index + 1;
1008                                 ctx->data_half = 0;
1009                         }
1010                 }
1011
1012                 ctx->pipe_index += 1;
1013         }
1014
1015         return ERROR_OK;
1016 }
1017
1018 int handle_etm_tracemode_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1019 {
1020         target_t *target;
1021         armv4_5_common_t *armv4_5;
1022         arm7_9_common_t *arm7_9;
1023         etmv1_tracemode_t tracemode;
1024
1025         target = get_current_target(cmd_ctx);
1026
1027         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1028         {
1029                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1030                 return ERROR_OK;
1031         }
1032
1033         if (!arm7_9->etm_ctx)
1034         {
1035                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1036                 return ERROR_OK;
1037         }
1038
1039         tracemode = arm7_9->etm_ctx->tracemode;
1040
1041         if (argc == 4)
1042         {
1043                 if (strcmp(args[0], "none") == 0)
1044                 {
1045                         tracemode = ETMV1_TRACE_NONE;
1046                 }
1047                 else if (strcmp(args[0], "data") == 0)
1048                 {
1049                         tracemode = ETMV1_TRACE_DATA;
1050                 }
1051                 else if (strcmp(args[0], "address") == 0)
1052                 {
1053                         tracemode = ETMV1_TRACE_ADDR;
1054                 }
1055                 else if (strcmp(args[0], "all") == 0)
1056                 {
1057                         tracemode = ETMV1_TRACE_DATA | ETMV1_TRACE_ADDR;
1058                 }
1059                 else
1060                 {
1061                         command_print(cmd_ctx, "invalid option '%s'", args[0]);
1062                         return ERROR_OK;
1063                 }
1064
1065                 switch (strtol(args[1], NULL, 0))
1066                 {
1067                         case 0:
1068                                 tracemode |= ETMV1_CONTEXTID_NONE;
1069                                 break;
1070                         case 8:
1071                                 tracemode |= ETMV1_CONTEXTID_8;
1072                                 break;
1073                         case 16:
1074                                 tracemode |= ETMV1_CONTEXTID_16;
1075                                 break;
1076                         case 32:
1077                                 tracemode |= ETMV1_CONTEXTID_32;
1078                                 break;
1079                         default:
1080                                 command_print(cmd_ctx, "invalid option '%s'", args[1]);
1081                                 return ERROR_OK;
1082                 }
1083
1084                 if (strcmp(args[2], "enable") == 0)
1085                 {
1086                         tracemode |= ETMV1_CYCLE_ACCURATE;
1087                 }
1088                 else if (strcmp(args[2], "disable") == 0)
1089                 {
1090                         tracemode |= 0;
1091                 }
1092                 else
1093                 {
1094                         command_print(cmd_ctx, "invalid option '%s'", args[2]);
1095                         return ERROR_OK;
1096                 }
1097
1098                 if (strcmp(args[3], "enable") == 0)
1099                 {
1100                         tracemode |= ETMV1_BRANCH_OUTPUT;
1101                 }
1102                 else if (strcmp(args[3], "disable") == 0)
1103                 {
1104                         tracemode |= 0;
1105                 }
1106                 else
1107                 {
1108                         command_print(cmd_ctx, "invalid option '%s'", args[2]);
1109                         return ERROR_OK;
1110                 }
1111         }
1112         else if (argc != 0)
1113         {
1114                 command_print(cmd_ctx, "usage: configure trace mode <none|data|address|all> <context id bits> <cycle accurate> <branch output>");
1115                 return ERROR_OK;
1116         }
1117
1118         command_print(cmd_ctx, "current tracemode configuration:");
1119
1120         switch (tracemode & ETMV1_TRACE_MASK)
1121         {
1122                 case ETMV1_TRACE_NONE:
1123                         command_print(cmd_ctx, "data tracing: none");
1124                         break;
1125                 case ETMV1_TRACE_DATA:
1126                         command_print(cmd_ctx, "data tracing: data only");
1127                         break;
1128                 case ETMV1_TRACE_ADDR:
1129                         command_print(cmd_ctx, "data tracing: address only");
1130                         break;
1131                 case ETMV1_TRACE_DATA | ETMV1_TRACE_ADDR:
1132                         command_print(cmd_ctx, "data tracing: address and data");
1133                         break;
1134         }
1135
1136         switch (tracemode & ETMV1_CONTEXTID_MASK)
1137         {
1138                 case ETMV1_CONTEXTID_NONE:
1139                         command_print(cmd_ctx, "contextid tracing: none");
1140                         break;
1141                 case ETMV1_CONTEXTID_8:
1142                         command_print(cmd_ctx, "contextid tracing: 8 bit");
1143                         break;
1144                 case ETMV1_CONTEXTID_16:
1145                         command_print(cmd_ctx, "contextid tracing: 16 bit");
1146                         break;
1147                 case ETMV1_CONTEXTID_32:
1148                         command_print(cmd_ctx, "contextid tracing: 32 bit");
1149                         break;
1150         }
1151
1152         if (tracemode & ETMV1_CYCLE_ACCURATE)
1153         {
1154                 command_print(cmd_ctx, "cycle-accurate tracing enabled");
1155         }
1156         else
1157         {
1158                 command_print(cmd_ctx, "cycle-accurate tracing disabled");
1159         }
1160
1161         if (tracemode & ETMV1_BRANCH_OUTPUT)
1162         {
1163                 command_print(cmd_ctx, "full branch address output enabled");
1164         }
1165         else
1166         {
1167                 command_print(cmd_ctx, "full branch address output disabled");
1168         }
1169
1170         /* only update ETM_CTRL register if tracemode changed */
1171         if (arm7_9->etm_ctx->tracemode != tracemode)
1172         {
1173                 reg_t *etm_ctrl_reg = &arm7_9->etm_ctx->reg_cache->reg_list[ETM_CTRL];
1174
1175                 etm_get_reg(etm_ctrl_reg);
1176
1177                 buf_set_u32(etm_ctrl_reg->value, 2, 2, tracemode & ETMV1_TRACE_MASK);
1178                 buf_set_u32(etm_ctrl_reg->value, 14, 2, (tracemode & ETMV1_CONTEXTID_MASK) >> 4);
1179                 buf_set_u32(etm_ctrl_reg->value, 12, 1, (tracemode & ETMV1_CYCLE_ACCURATE) >> 8);
1180                 buf_set_u32(etm_ctrl_reg->value, 8, 1, (tracemode & ETMV1_BRANCH_OUTPUT) >> 9);
1181                 etm_store_reg(etm_ctrl_reg);
1182
1183                 arm7_9->etm_ctx->tracemode = tracemode;
1184
1185                 /* invalidate old trace data */
1186                 arm7_9->etm_ctx->capture_status = TRACE_IDLE;
1187                 if (arm7_9->etm_ctx->trace_depth > 0)
1188                 {
1189                         free(arm7_9->etm_ctx->trace_data);
1190                 }
1191                 arm7_9->etm_ctx->trace_depth = 0;
1192         }
1193
1194         return ERROR_OK;
1195 }
1196
1197 int handle_etm_config_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1198 {
1199         target_t *target;
1200         armv4_5_common_t *armv4_5;
1201         arm7_9_common_t *arm7_9;
1202         etm_portmode_t portmode = 0x0;
1203         etm_context_t *etm_ctx = malloc(sizeof(etm_context_t));
1204         int i;
1205
1206         if (argc != 5)
1207         {
1208                 ERROR("incomplete 'etm config <target> <port_width> <port_mode> <clocking> <capture_driver>' command");
1209                 exit(-1);
1210         }
1211
1212         target = get_target_by_num(strtoul(args[0], NULL, 0));
1213
1214         if (!target)
1215         {
1216                 ERROR("target number '%s' not defined", args[0]);
1217                 exit(-1);
1218         }
1219
1220         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1221         {
1222                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1223                 return ERROR_OK;
1224         }
1225
1226         switch (strtoul(args[1], NULL, 0))
1227         {
1228                 case 4:
1229                         portmode |= ETM_PORT_4BIT;
1230                         break;
1231                 case 8:
1232                         portmode |= ETM_PORT_8BIT;
1233                         break;
1234                 case 16:
1235                         portmode |= ETM_PORT_16BIT;
1236                         break;
1237                 default:
1238                         command_print(cmd_ctx, "unsupported ETM port width '%s', must be 4, 8 or 16", args[1]);
1239                         return ERROR_OK;
1240         }
1241
1242         if (strcmp("normal", args[2]) == 0)
1243         {
1244                 portmode |= ETM_PORT_NORMAL;
1245         }
1246         else if (strcmp("multiplexed", args[2]) == 0)
1247         {
1248                 portmode |= ETM_PORT_MUXED;
1249         }
1250         else if (strcmp("demultiplexed", args[2]) == 0)
1251         {
1252                 portmode |= ETM_PORT_DEMUXED;
1253         }
1254         else
1255         {
1256                 command_print(cmd_ctx, "unsupported ETM port mode '%s', must be 'normal', 'multiplexed' or 'demultiplexed'", args[2]);
1257                 return ERROR_OK;
1258         }
1259
1260         if (strcmp("half", args[3]) == 0)
1261         {
1262                 portmode |= ETM_PORT_HALF_CLOCK;
1263         }
1264         else if (strcmp("full", args[3]) == 0)
1265         {
1266                 portmode |= ETM_PORT_FULL_CLOCK;
1267         }
1268         else
1269         {
1270                 command_print(cmd_ctx, "unsupported ETM port clocking '%s', must be 'full' or 'half'", args[3]);
1271                 return ERROR_OK;
1272         }
1273
1274         for (i=0; etm_capture_drivers[i]; i++)
1275         {
1276                 if (strcmp(args[4], etm_capture_drivers[i]->name) == 0)
1277                 {
1278                         if (etm_capture_drivers[i]->register_commands(cmd_ctx) != ERROR_OK)
1279                         {
1280                                 free(etm_ctx);
1281                                 exit(-1);
1282                         }
1283
1284                         etm_ctx->capture_driver = etm_capture_drivers[i];
1285
1286                         break;
1287                 }
1288         }
1289
1290         if (!etm_capture_drivers[i])
1291         {
1292                 /* no supported capture driver found, don't register an ETM */
1293                 free(etm_ctx);
1294                 ERROR("trace capture driver '%s' not found", args[4]);
1295                 return ERROR_OK;
1296         }
1297
1298         etm_ctx->target = target;
1299         etm_ctx->trigger_percent = 50;
1300         etm_ctx->trace_data = NULL;
1301         etm_ctx->trace_depth = 0;
1302         etm_ctx->portmode = portmode;
1303         etm_ctx->tracemode = 0x0;
1304         etm_ctx->core_state = ARMV4_5_STATE_ARM;
1305         etm_ctx->image = NULL;
1306         etm_ctx->pipe_index = 0;
1307         etm_ctx->data_index = 0;
1308         etm_ctx->current_pc = 0x0;
1309         etm_ctx->pc_ok = 0;
1310         etm_ctx->last_branch = 0x0;
1311         etm_ctx->last_branch_reason = 0x0;
1312         etm_ctx->last_ptr = 0x0;
1313         etm_ctx->ptr_ok = 0x0;
1314         etm_ctx->context_id = 0x0;
1315         etm_ctx->last_instruction = 0;
1316
1317         arm7_9->etm_ctx = etm_ctx;
1318
1319         etm_register_user_commands(cmd_ctx);
1320
1321         return ERROR_OK;
1322 }
1323
1324 int handle_etm_info_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1325 {
1326         target_t *target;
1327         armv4_5_common_t *armv4_5;
1328         arm7_9_common_t *arm7_9;
1329         reg_t *etm_config_reg;
1330         reg_t *etm_sys_config_reg;
1331
1332         int max_port_size;
1333
1334         target = get_current_target(cmd_ctx);
1335
1336         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1337         {
1338                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1339                 return ERROR_OK;
1340         }
1341
1342         if (!arm7_9->etm_ctx)
1343         {
1344                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1345                 return ERROR_OK;
1346         }
1347
1348         etm_config_reg = &arm7_9->etm_ctx->reg_cache->reg_list[ETM_CONFIG];
1349         etm_sys_config_reg = &arm7_9->etm_ctx->reg_cache->reg_list[ETM_SYS_CONFIG];
1350
1351         etm_get_reg(etm_config_reg);
1352         command_print(cmd_ctx, "pairs of address comparators: %i", buf_get_u32(etm_config_reg->value, 0, 4));
1353         command_print(cmd_ctx, "pairs of data comparators: %i", buf_get_u32(etm_config_reg->value, 4, 4));
1354         command_print(cmd_ctx, "memory map decoders: %i", buf_get_u32(etm_config_reg->value, 8, 4));
1355         command_print(cmd_ctx, "number of counters: %i", buf_get_u32(etm_config_reg->value, 12, 4));
1356         command_print(cmd_ctx, "sequencer %spresent",
1357                         (buf_get_u32(etm_config_reg->value, 16, 1) == 1) ? "" : "not ");
1358         command_print(cmd_ctx, "number of ext. inputs: %i", buf_get_u32(etm_config_reg->value, 17, 3));
1359         command_print(cmd_ctx, "number of ext. outputs: %i", buf_get_u32(etm_config_reg->value, 20, 3));
1360         command_print(cmd_ctx, "FIFO full %spresent",
1361                         (buf_get_u32(etm_config_reg->value, 23, 1) == 1) ? "" : "not ");
1362         command_print(cmd_ctx, "protocol version: %i", buf_get_u32(etm_config_reg->value, 28, 3));
1363
1364         etm_get_reg(etm_sys_config_reg);
1365
1366         switch (buf_get_u32(etm_sys_config_reg->value, 0, 3))
1367         {
1368                 case 0:
1369                         max_port_size = 4;
1370                         break;
1371                 case 1:
1372                         max_port_size = 8;
1373                         break;
1374                 case 2:
1375                         max_port_size = 16;
1376                         break;
1377         }
1378         command_print(cmd_ctx, "max. port size: %i", max_port_size);
1379
1380         command_print(cmd_ctx, "half-rate clocking %ssupported",
1381                         (buf_get_u32(etm_sys_config_reg->value, 3, 1) == 1) ? "" : "not ");
1382         command_print(cmd_ctx, "full-rate clocking %ssupported",
1383                         (buf_get_u32(etm_sys_config_reg->value, 4, 1) == 1) ? "" : "not ");
1384         command_print(cmd_ctx, "normal trace format %ssupported",
1385                         (buf_get_u32(etm_sys_config_reg->value, 5, 1) == 1) ? "" : "not ");
1386         command_print(cmd_ctx, "multiplex trace format %ssupported",
1387                         (buf_get_u32(etm_sys_config_reg->value, 6, 1) == 1) ? "" : "not ");
1388         command_print(cmd_ctx, "demultiplex trace format %ssupported",
1389                         (buf_get_u32(etm_sys_config_reg->value, 7, 1) == 1) ? "" : "not ");
1390         command_print(cmd_ctx, "FIFO full %ssupported",
1391                         (buf_get_u32(etm_sys_config_reg->value, 8, 1) == 1) ? "" : "not ");
1392
1393         return ERROR_OK;
1394 }
1395
1396 int handle_etm_status_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1397 {
1398         target_t *target;
1399         armv4_5_common_t *armv4_5;
1400         arm7_9_common_t *arm7_9;
1401         trace_status_t trace_status;
1402
1403         target = get_current_target(cmd_ctx);
1404
1405         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1406         {
1407                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1408                 return ERROR_OK;
1409         }
1410
1411         if (!arm7_9->etm_ctx)
1412         {
1413                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1414                 return ERROR_OK;
1415         }
1416
1417         trace_status = arm7_9->etm_ctx->capture_driver->status(arm7_9->etm_ctx);
1418
1419         if (trace_status == TRACE_IDLE)
1420         {
1421                 command_print(cmd_ctx, "tracing is idle");
1422         }
1423         else
1424         {
1425                 static char *completed = " completed";
1426                 static char *running = " is running";
1427                 static char *overflowed = ", trace overflowed";
1428                 static char *triggered = ", trace triggered";
1429
1430                 command_print(cmd_ctx, "trace collection%s%s%s",
1431                         (trace_status & TRACE_RUNNING) ? running : completed,
1432                         (trace_status & TRACE_OVERFLOWED) ? overflowed : "",
1433                         (trace_status & TRACE_TRIGGERED) ? triggered : "");
1434
1435                 if (arm7_9->etm_ctx->trace_depth > 0)
1436                 {
1437                         command_print(cmd_ctx, "%i frames of trace data read", arm7_9->etm_ctx->trace_depth);
1438                 }
1439         }
1440
1441         return ERROR_OK;
1442 }
1443
1444 int handle_etm_image_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1445 {
1446         target_t *target;
1447         armv4_5_common_t *armv4_5;
1448         arm7_9_common_t *arm7_9;
1449         etm_context_t *etm_ctx;
1450
1451         if (argc < 1)
1452         {
1453                 command_print(cmd_ctx, "usage: etm image <file> [base address] [type]");
1454                 return ERROR_OK;
1455         }
1456
1457         target = get_current_target(cmd_ctx);
1458
1459         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1460         {
1461                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1462                 return ERROR_OK;
1463         }
1464
1465         if (!(etm_ctx = arm7_9->etm_ctx))
1466         {
1467                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1468                 return ERROR_OK;
1469         }
1470
1471         if (etm_ctx->image)
1472         {
1473                 image_close(etm_ctx->image);
1474                 free(etm_ctx->image);
1475                 command_print(cmd_ctx, "previously loaded image found and closed");
1476         }
1477
1478         etm_ctx->image = malloc(sizeof(image_t));
1479         etm_ctx->image->base_address_set = 0;
1480         etm_ctx->image->start_address_set = 0;
1481
1482         /* a base address isn't always necessary, default to 0x0 (i.e. don't relocate) */
1483         if (argc >= 2)
1484         {
1485                 etm_ctx->image->base_address_set = 1;
1486                 etm_ctx->image->base_address = strtoul(args[1], NULL, 0);
1487         }
1488         else
1489         {
1490                 etm_ctx->image->base_address_set = 0;
1491         }
1492
1493         if (image_open(etm_ctx->image, args[0], (argc >= 3) ? args[2] : NULL) != ERROR_OK)
1494         {
1495                 command_print(cmd_ctx, "image opening error: %s", etm_ctx->image->error_str);
1496                 free(etm_ctx->image);
1497                 etm_ctx->image = NULL;
1498                 return ERROR_OK;
1499         }
1500
1501         return ERROR_OK;
1502 }
1503
1504 int handle_etm_dump_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1505 {
1506         fileio_t file;
1507         target_t *target;
1508         armv4_5_common_t *armv4_5;
1509         arm7_9_common_t *arm7_9;
1510         etm_context_t *etm_ctx;
1511         int i;
1512
1513         if (argc != 1)
1514         {
1515                 command_print(cmd_ctx, "usage: etm dump <file>");
1516                 return ERROR_OK;
1517         }
1518
1519         target = get_current_target(cmd_ctx);
1520
1521         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1522         {
1523                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1524                 return ERROR_OK;
1525         }
1526
1527         if (!(etm_ctx = arm7_9->etm_ctx))
1528         {
1529                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1530                 return ERROR_OK;
1531         }
1532
1533         if (etm_ctx->capture_driver->status == TRACE_IDLE)
1534         {
1535                 command_print(cmd_ctx, "trace capture wasn't enabled, no trace data captured");
1536                 return ERROR_OK;
1537         }
1538
1539         if (etm_ctx->capture_driver->status(etm_ctx) & TRACE_RUNNING)
1540         {
1541                 /* TODO: if on-the-fly capture is to be supported, this needs to be changed */
1542                 command_print(cmd_ctx, "trace capture not completed");
1543                 return ERROR_OK;
1544         }
1545
1546         /* read the trace data if it wasn't read already */
1547         if (etm_ctx->trace_depth == 0)
1548                 etm_ctx->capture_driver->read_trace(etm_ctx);
1549
1550         if (fileio_open(&file, args[0], FILEIO_WRITE, FILEIO_BINARY) != ERROR_OK)
1551         {
1552                 command_print(cmd_ctx, "file open error: %s", file.error_str);
1553                 return ERROR_OK;
1554         }
1555
1556         fileio_write_u32(&file, etm_ctx->capture_status);
1557         fileio_write_u32(&file, etm_ctx->portmode);
1558         fileio_write_u32(&file, etm_ctx->tracemode);
1559         fileio_write_u32(&file, etm_ctx->trace_depth);
1560
1561         for (i = 0; i < etm_ctx->trace_depth; i++)
1562         {
1563                 fileio_write_u32(&file, etm_ctx->trace_data[i].pipestat);
1564                 fileio_write_u32(&file, etm_ctx->trace_data[i].packet);
1565                 fileio_write_u32(&file, etm_ctx->trace_data[i].flags);
1566         }
1567
1568         fileio_close(&file);
1569
1570         return ERROR_OK;
1571 }
1572
1573 int handle_etm_load_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1574 {
1575         fileio_t file;
1576         target_t *target;
1577         armv4_5_common_t *armv4_5;
1578         arm7_9_common_t *arm7_9;
1579         etm_context_t *etm_ctx;
1580         int i;
1581
1582         if (argc != 1)
1583         {
1584                 command_print(cmd_ctx, "usage: etm load <file>");
1585                 return ERROR_OK;
1586         }
1587
1588         target = get_current_target(cmd_ctx);
1589
1590         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1591         {
1592                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1593                 return ERROR_OK;
1594         }
1595
1596         if (!(etm_ctx = arm7_9->etm_ctx))
1597         {
1598                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1599                 return ERROR_OK;
1600         }
1601
1602         if (etm_ctx->capture_driver->status(etm_ctx) & TRACE_RUNNING)
1603         {
1604                 command_print(cmd_ctx, "trace capture running, stop first");
1605                 return ERROR_OK;
1606         }
1607
1608         if (fileio_open(&file, args[0], FILEIO_READ, FILEIO_BINARY) != ERROR_OK)
1609         {
1610                 command_print(cmd_ctx, "file open error: %s", file.error_str);
1611                 return ERROR_OK;
1612         }
1613
1614         if (file.size % 4)
1615         {
1616                 command_print(cmd_ctx, "size isn't a multiple of 4, no valid trace data");
1617                 return ERROR_OK;
1618         }
1619
1620         if (etm_ctx->trace_depth > 0)
1621         {
1622                 free(etm_ctx->trace_data);
1623         }
1624
1625         fileio_read_u32(&file, &etm_ctx->capture_status);
1626         fileio_read_u32(&file, &etm_ctx->portmode);
1627         fileio_read_u32(&file, &etm_ctx->tracemode);
1628         fileio_read_u32(&file, &etm_ctx->trace_depth);
1629
1630         etm_ctx->trace_data = malloc(sizeof(etmv1_trace_data_t) * etm_ctx->trace_depth);
1631
1632         for (i = 0; i < etm_ctx->trace_depth; i++)
1633         {
1634                 u32 pipestat, packet, flags;
1635                 fileio_read_u32(&file, &pipestat);
1636                 fileio_read_u32(&file, &packet);
1637                 fileio_read_u32(&file, &flags);
1638                 etm_ctx->trace_data[i].pipestat = pipestat & 0xff;
1639                 etm_ctx->trace_data[i].packet = packet & 0xffff;
1640                 etm_ctx->trace_data[i].flags = flags;
1641         }
1642
1643         fileio_close(&file);
1644
1645         return ERROR_OK;
1646 }
1647
1648 int handle_etm_trigger_percent_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1649 {
1650         target_t *target;
1651         armv4_5_common_t *armv4_5;
1652         arm7_9_common_t *arm7_9;
1653         etm_context_t *etm_ctx;
1654
1655         target = get_current_target(cmd_ctx);
1656
1657         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1658         {
1659                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1660                 return ERROR_OK;
1661         }
1662
1663         if (!(etm_ctx = arm7_9->etm_ctx))
1664         {
1665                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1666                 return ERROR_OK;
1667         }
1668
1669         if (argc > 0)
1670         {
1671                 u32 new_value = strtoul(args[0], NULL, 0);
1672
1673                 if ((new_value < 2) || (new_value > 100))
1674                 {
1675                         command_print(cmd_ctx, "valid settings are 2% to 100%");
1676                 }
1677                 else
1678                 {
1679                         etm_ctx->trigger_percent = new_value;
1680                 }
1681         }
1682
1683         command_print(cmd_ctx, "%i percent of the tracebuffer reserved for after the trigger", etm_ctx->trigger_percent);
1684
1685         return ERROR_OK;
1686 }
1687
1688 int handle_etm_start_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1689 {
1690         target_t *target;
1691         armv4_5_common_t *armv4_5;
1692         arm7_9_common_t *arm7_9;
1693         etm_context_t *etm_ctx;
1694         reg_t *etm_ctrl_reg;
1695
1696         target = get_current_target(cmd_ctx);
1697
1698         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1699         {
1700                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1701                 return ERROR_OK;
1702         }
1703
1704         if (!(etm_ctx = arm7_9->etm_ctx))
1705         {
1706                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1707                 return ERROR_OK;
1708         }
1709
1710         /* invalidate old tracing data */
1711         arm7_9->etm_ctx->capture_status = TRACE_IDLE;
1712         if (arm7_9->etm_ctx->trace_depth > 0)
1713         {
1714                 free(arm7_9->etm_ctx->trace_data);
1715         }
1716         arm7_9->etm_ctx->trace_depth = 0;
1717
1718         etm_ctrl_reg = &arm7_9->etm_ctx->reg_cache->reg_list[ETM_CTRL];
1719         etm_get_reg(etm_ctrl_reg);
1720
1721         /* Clear programming bit (10), set port selection bit (11) */
1722         buf_set_u32(etm_ctrl_reg->value, 10, 2, 0x2);
1723
1724         etm_store_reg(etm_ctrl_reg);
1725         jtag_execute_queue();
1726
1727         etm_ctx->capture_driver->start_capture(etm_ctx);
1728
1729         return ERROR_OK;
1730 }
1731
1732 int handle_etm_stop_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1733 {
1734         target_t *target;
1735         armv4_5_common_t *armv4_5;
1736         arm7_9_common_t *arm7_9;
1737         etm_context_t *etm_ctx;
1738         reg_t *etm_ctrl_reg;
1739
1740         target = get_current_target(cmd_ctx);
1741
1742         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1743         {
1744                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1745                 return ERROR_OK;
1746         }
1747
1748         if (!(etm_ctx = arm7_9->etm_ctx))
1749         {
1750                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1751                 return ERROR_OK;
1752         }
1753
1754         etm_ctrl_reg = &arm7_9->etm_ctx->reg_cache->reg_list[ETM_CTRL];
1755         etm_get_reg(etm_ctrl_reg);
1756
1757         /* Set programming bit (10), clear port selection bit (11) */
1758         buf_set_u32(etm_ctrl_reg->value, 10, 2, 0x1);
1759
1760         etm_store_reg(etm_ctrl_reg);
1761         jtag_execute_queue();
1762
1763         etm_ctx->capture_driver->stop_capture(etm_ctx);
1764
1765         return ERROR_OK;
1766 }
1767
1768 int handle_etm_analyze_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1769 {
1770         target_t *target;
1771         armv4_5_common_t *armv4_5;
1772         arm7_9_common_t *arm7_9;
1773         etm_context_t *etm_ctx;
1774
1775         target = get_current_target(cmd_ctx);
1776
1777         if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
1778         {
1779                 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
1780                 return ERROR_OK;
1781         }
1782
1783         if (!(etm_ctx = arm7_9->etm_ctx))
1784         {
1785                 command_print(cmd_ctx, "current target doesn't have an ETM configured");
1786                 return ERROR_OK;
1787         }
1788
1789         etmv1_analyze_trace(etm_ctx, cmd_ctx);
1790
1791         return ERROR_OK;
1792 }
1793
1794 int etm_register_commands(struct command_context_s *cmd_ctx)
1795 {
1796         etm_cmd = register_command(cmd_ctx, NULL, "etm", NULL, COMMAND_ANY, "Embedded Trace Macrocell");
1797
1798         register_command(cmd_ctx, etm_cmd, "config", handle_etm_config_command, COMMAND_CONFIG, NULL);
1799
1800         return ERROR_OK;
1801 }
1802
1803 int etm_register_user_commands(struct command_context_s *cmd_ctx)
1804 {
1805         register_command(cmd_ctx, etm_cmd, "tracemode", handle_etm_tracemode_command,
1806                 COMMAND_EXEC, "configure trace mode <none|data|address|all> <context id bits> <cycle accurate> <branch output");
1807
1808         register_command(cmd_ctx, etm_cmd, "info", handle_etm_info_command,
1809                 COMMAND_EXEC, "display info about the current target's ETM");
1810
1811         register_command(cmd_ctx, etm_cmd, "trigger_percent <percent>", handle_etm_trigger_percent_command,
1812                 COMMAND_EXEC, "amount (<percent>) of trace buffer to be filled after the trigger occured");
1813         register_command(cmd_ctx, etm_cmd, "status", handle_etm_status_command,
1814                 COMMAND_EXEC, "display current target's ETM status");
1815         register_command(cmd_ctx, etm_cmd, "start", handle_etm_start_command,
1816                 COMMAND_EXEC, "start ETM trace collection");
1817         register_command(cmd_ctx, etm_cmd, "stop", handle_etm_stop_command,
1818                 COMMAND_EXEC, "stop ETM trace collection");
1819
1820         register_command(cmd_ctx, etm_cmd, "analyze", handle_etm_analyze_command,
1821                 COMMAND_EXEC, "anaylze collected ETM trace");
1822
1823         register_command(cmd_ctx, etm_cmd, "image", handle_etm_image_command,
1824                 COMMAND_EXEC, "load image from <file> [base address]");
1825
1826         register_command(cmd_ctx, etm_cmd, "dump", handle_etm_dump_command,
1827                 COMMAND_EXEC, "dump captured trace data <file>");
1828         register_command(cmd_ctx, etm_cmd, "load", handle_etm_load_command,
1829                 COMMAND_EXEC, "load trace data for analysis <file>");
1830
1831         return ERROR_OK;
1832 }