git.gag.com Git - fw/openocd/blob - src/target/embeddedice.c

   1 /***************************************************************************
   2  *   Copyright (C) 2005 by Dominic Rath                                    *
   3  *   Dominic.Rath@gmx.de                                                   *
   4  *                                                                         *
   5  *   This program is free software; you can redistribute it and/or modify  *
   6  *   it under the terms of the GNU General Public License as published by  *
   7  *   the Free Software Foundation; either version 2 of the License, or     *
   8  *   (at your option) any later version.                                   *
   9  *                                                                         *
  10  *   This program is distributed in the hope that it will be useful,       *
  11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  13  *   GNU General Public License for more details.                          *
  14  *                                                                         *
  15  *   You should have received a copy of the GNU General Public License     *
  16  *   along with this program; if not, write to the                         *
  17  *   Free Software Foundation, Inc.,                                       *
  18  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  19  ***************************************************************************/
  20 #ifdef HAVE_CONFIG_H
  21 #include "config.h"
  22 #endif
  23
  24 #include "embeddedice.h"
  25
  26 #include "armv4_5.h"
  27 #include "arm7_9_common.h"
  28
  29 #include "log.h"
  30 #include "arm_jtag.h"
  31 #include "types.h"
  32 #include "binarybuffer.h"
  33 #include "target.h"
  34 #include "register.h"
  35 #include "jtag.h"
  36
  37 #include <stdlib.h>
  38
  39 bitfield_desc_t embeddedice_comms_ctrl_bitfield_desc[] =
  40 {
  41         {"R", 1},
  42         {"W", 1},
  43         {"reserved", 26},
  44         {"version", 4}
  45 };
  46
  47 int embeddedice_reg_arch_info[] =
  48 {
  49         0x0, 0x1, 0x4, 0x5,
  50         0x8, 0x9, 0xa, 0xb, 0xc, 0xd,
  51         0x10, 0x11, 0x12, 0x13, 0x14, 0x15,
  52         0x2
  53 };
  54
  55 char* embeddedice_reg_list[] =
  56 {
  57         "debug_ctrl",
  58         "debug_status",
  59
  60         "comms_ctrl",
  61         "comms_data",
  62
  63         "watch 0 addr value",
  64         "watch 0 addr mask",
  65         "watch 0 data value",
  66         "watch 0 data mask",
  67         "watch 0 control value",
  68         "watch 0 control mask",
  69
  70         "watch 1 addr value",
  71         "watch 1 addr mask",
  72         "watch 1 data value",
  73         "watch 1 data mask",
  74         "watch 1 control value",
  75         "watch 1 control mask",
  76
  77         "vector catch"
  78 };
  79
  80 int embeddedice_reg_arch_type = -1;
  81
  82 int embeddedice_get_reg(reg_t *reg);
  83 int embeddedice_set_reg(reg_t *reg, u32 value);
  84 int embeddedice_set_reg_w_exec(reg_t *reg, u8 *buf);
  85
  86 int embeddedice_write_reg(reg_t *reg, u32 value);
  87 int embeddedice_read_reg(reg_t *reg);
  88
  89 reg_cache_t* embeddedice_build_reg_cache(target_t *target, arm7_9_common_t *arm7_9)
  90 {
  91         reg_cache_t *reg_cache = malloc(sizeof(reg_cache_t));
  92         reg_t *reg_list = NULL;
  93         embeddedice_reg_t *arch_info = NULL;
  94         arm_jtag_t *jtag_info = &arm7_9->jtag_info;
  95         int num_regs;
  96         int i;
  97         int eice_version = 0;
  98
  99         /* register a register arch-type for EmbeddedICE registers only once */
 100         if (embeddedice_reg_arch_type == -1)
 101                 embeddedice_reg_arch_type = register_reg_arch_type(embeddedice_get_reg, embeddedice_set_reg_w_exec);
 102
 103         if (arm7_9->has_vector_catch)
 104                 num_regs = 17;
 105         else
 106                 num_regs = 16;
 107
 108         /* the actual registers are kept in two arrays */
 109         reg_list = calloc(num_regs, sizeof(reg_t));
 110         arch_info = calloc(num_regs, sizeof(embeddedice_reg_t));
 111
 112         /* fill in values for the reg cache */
 113         reg_cache->name = "EmbeddedICE registers";
 114         reg_cache->next = NULL;
 115         reg_cache->reg_list = reg_list;
 116         reg_cache->num_regs = num_regs;
 117
 118         /* set up registers */
 119         for (i = 0; i < num_regs; i++)
 120         {
 121                 reg_list[i].name = embeddedice_reg_list[i];
 122                 reg_list[i].size = 32;
 123                 reg_list[i].dirty = 0;
 124                 reg_list[i].valid = 0;
 125                 reg_list[i].bitfield_desc = NULL;
 126                 reg_list[i].num_bitfields = 0;
 127                 reg_list[i].value = calloc(1, 4);
 128                 reg_list[i].arch_info = &arch_info[i];
 129                 reg_list[i].arch_type = embeddedice_reg_arch_type;
 130                 arch_info[i].addr = embeddedice_reg_arch_info[i];
 131                 arch_info[i].jtag_info = jtag_info;
 132         }
 133
 134         /* identify EmbeddedICE version by reading DCC control register */
 135         embeddedice_read_reg(&reg_list[EICE_COMMS_CTRL]);
 136         jtag_execute_queue();
 137
 138         eice_version = buf_get_u32(reg_list[EICE_COMMS_CTRL].value, 28, 4);
 139
 140         switch (eice_version)
 141         {
 142                 case 1:
 143                         reg_list[EICE_DBG_CTRL].size = 3;
 144                         reg_list[EICE_DBG_STAT].size = 5;
 145                         break;
 146                 case 2:
 147                         reg_list[EICE_DBG_CTRL].size = 4;
 148                         reg_list[EICE_DBG_STAT].size = 5;
 149                         arm7_9->has_single_step = 1;
 150                         break;
 151                 case 3:
 152                         ERROR("EmbeddedICE version 3 detected, EmbeddedICE handling might be broken");
 153                         reg_list[EICE_DBG_CTRL].size = 6;
 154                         reg_list[EICE_DBG_STAT].size = 5;
 155                         arm7_9->has_single_step = 1;
 156                         arm7_9->has_monitor_mode = 1;
 157                         break;
 158                 case 4:
 159                         reg_list[EICE_DBG_CTRL].size = 6;
 160                         reg_list[EICE_DBG_STAT].size = 5;
 161                         arm7_9->has_monitor_mode = 1;
 162                         break;
 163                 case 5:
 164                         reg_list[EICE_DBG_CTRL].size = 6;
 165                         reg_list[EICE_DBG_STAT].size = 5;
 166                         arm7_9->has_single_step = 1;
 167                         arm7_9->has_monitor_mode = 1;
 168                         break;
 169                 case 6:
 170                         reg_list[EICE_DBG_CTRL].size = 6;
 171                         reg_list[EICE_DBG_STAT].size = 10;
 172                         arm7_9->has_monitor_mode = 1;
 173                         break;
 174                 case 7:
 175                         WARNING("EmbeddedICE version 7 detected, EmbeddedICE handling might be broken");
 176                         reg_list[EICE_DBG_CTRL].size = 6;
 177                         reg_list[EICE_DBG_STAT].size = 5;
 178                         arm7_9->has_monitor_mode = 1;
 179                         break;
 180                 default:
 181                         ERROR("unknown EmbeddedICE version (comms ctrl: 0x%8.8x)", buf_get_u32(reg_list[EICE_COMMS_CTRL].value, 0, 32));
 182         }
 183
 184         /* explicitly disable monitor mode */
 185         if (arm7_9->has_monitor_mode)
 186         {
 187                 embeddedice_read_reg(&reg_list[EICE_DBG_CTRL]);
 188                 jtag_execute_queue();
 189                 buf_set_u32(reg_list[EICE_DBG_CTRL].value, 4, 1, 0);
 190                 embeddedice_set_reg_w_exec(&reg_list[EICE_DBG_CTRL], reg_list[EICE_DBG_CTRL].value);
 191         }
 192
 193         return reg_cache;
 194 }
 195
 196 int embeddedice_get_reg(reg_t *reg)
 197 {
 198         if (embeddedice_read_reg(reg) != ERROR_OK)
 199         {
 200                 ERROR("BUG: error scheduling EmbeddedICE register read");
 201                 exit(-1);
 202         }
 203
 204         if (jtag_execute_queue() != ERROR_OK)
 205         {
 206                 ERROR("register read failed");
 207         }
 208
 209         return ERROR_OK;
 210 }
 211
 212 int embeddedice_read_reg_w_check(reg_t *reg, u8* check_value, u8* check_mask)
 213 {
 214         embeddedice_reg_t *ice_reg = reg->arch_info;
 215         u8 reg_addr = ice_reg->addr & 0x1f;
 216         scan_field_t fields[3];
 217         u8 field1_out[1];
 218         u8 field2_out[1];
 219
 220         DEBUG("%i", ice_reg->addr);
 221
 222         jtag_add_end_state(TAP_RTI);
 223         arm_jtag_scann(ice_reg->jtag_info, 0x2);
 224
 225         arm_jtag_set_instr(ice_reg->jtag_info, ice_reg->jtag_info->intest_instr, NULL);
 226
 227         fields[0].device = ice_reg->jtag_info->chain_pos;
 228         fields[0].num_bits = 32;
 229         fields[0].out_value = reg->value;
 230         fields[0].out_mask = NULL;
 231         fields[0].in_value = NULL;
 232         fields[0].in_check_value = NULL;
 233         fields[0].in_check_mask = NULL;
 234         fields[0].in_handler = NULL;
 235         fields[0].in_handler_priv = NULL;
 236
 237         fields[1].device = ice_reg->jtag_info->chain_pos;
 238         fields[1].num_bits = 5;
 239         fields[1].out_value = field1_out;
 240         buf_set_u32(fields[1].out_value, 0, 5, reg_addr);
 241         fields[1].out_mask = NULL;
 242         fields[1].in_value = NULL;
 243         fields[1].in_check_value = NULL;
 244         fields[1].in_check_mask = NULL;
 245         fields[1].in_handler = NULL;
 246         fields[1].in_handler_priv = NULL;
 247
 248         fields[2].device = ice_reg->jtag_info->chain_pos;
 249         fields[2].num_bits = 1;
 250         fields[2].out_value = field2_out;
 251         buf_set_u32(fields[2].out_value, 0, 1, 0);
 252         fields[2].out_mask = NULL;
 253         fields[2].in_value = NULL;
 254         fields[2].in_check_value = NULL;
 255         fields[2].in_check_mask = NULL;
 256         fields[2].in_handler = NULL;
 257         fields[2].in_handler_priv = NULL;
 258
 259         jtag_add_dr_scan(3, fields, -1, NULL);
 260
 261         fields[0].in_value = reg->value;
 262         fields[0].in_check_value = check_value;
 263         fields[0].in_check_mask = check_mask;
 264
 265         /* when reading the DCC data register, leaving the address field set to
 266          * EICE_COMMS_DATA would read the register twice
 267          * reading the control register is safe
 268          */
 269         buf_set_u32(fields[1].out_value, 0, 5, embeddedice_reg_arch_info[EICE_COMMS_CTRL]);
 270
 271         jtag_add_dr_scan(3, fields, -1, NULL);
 272
 273         return ERROR_OK;
 274 }
 275
 276 /* receive <size> words of 32 bit from the DCC
 277  * we pretend the target is always going to be fast enough
 278  * (relative to the JTAG clock), so we don't need to handshake
 279  */
 280 int embeddedice_receive(arm_jtag_t *jtag_info, u32 *data, u32 size)
 281 {
 282         scan_field_t fields[3];
 283         u8 field1_out[1];
 284         u8 field2_out[1];
 285
 286         jtag_add_end_state(TAP_RTI);
 287         arm_jtag_scann(jtag_info, 0x2);
 288         arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
 289
 290         fields[0].device = jtag_info->chain_pos;
 291         fields[0].num_bits = 32;
 292         fields[0].out_value = NULL;
 293         fields[0].out_mask = NULL;
 294         fields[0].in_value = NULL;
 295         fields[0].in_check_value = NULL;
 296         fields[0].in_check_mask = NULL;
 297         fields[0].in_handler = NULL;
 298         fields[0].in_handler_priv = NULL;
 299
 300         fields[1].device = jtag_info->chain_pos;
 301         fields[1].num_bits = 5;
 302         fields[1].out_value = field1_out;
 303         buf_set_u32(fields[1].out_value, 0, 5, embeddedice_reg_arch_info[EICE_COMMS_DATA]);
 304         fields[1].out_mask = NULL;
 305         fields[1].in_value = NULL;
 306         fields[1].in_check_value = NULL;
 307         fields[1].in_check_mask = NULL;
 308         fields[1].in_handler = NULL;
 309         fields[1].in_handler_priv = NULL;
 310
 311         fields[2].device = jtag_info->chain_pos;
 312         fields[2].num_bits = 1;
 313         fields[2].out_value = field2_out;
 314         buf_set_u32(fields[2].out_value, 0, 1, 0);
 315         fields[2].out_mask = NULL;
 316         fields[2].in_value = NULL;
 317         fields[2].in_check_value = NULL;
 318         fields[2].in_check_mask = NULL;
 319         fields[2].in_handler = NULL;
 320         fields[2].in_handler_priv = NULL;
 321
 322         jtag_add_dr_scan(3, fields, -1, NULL);
 323
 324         while (size > 0)
 325         {
 326                 /* when reading the last item, set the register address to the DCC control reg,
 327                  * to avoid reading additional data from the DCC data reg
 328                  */
 329                 if (size == 1)
 330                         buf_set_u32(fields[1].out_value, 0, 5, embeddedice_reg_arch_info[EICE_COMMS_CTRL]);
 331
 332                 fields[0].in_handler = arm_jtag_buf_to_u32;
 333                 fields[0].in_handler_priv = data;
 334                 jtag_add_dr_scan(3, fields, -1, NULL);
 335
 336                 data++;
 337                 size--;
 338         }
 339
 340         return jtag_execute_queue();
 341 }
 342
 343 int embeddedice_read_reg(reg_t *reg)
 344 {
 345         return embeddedice_read_reg_w_check(reg, NULL, NULL);
 346 }
 347
 348 int embeddedice_set_reg(reg_t *reg, u32 value)
 349 {
 350         if (embeddedice_write_reg(reg, value) != ERROR_OK)
 351         {
 352                 ERROR("BUG: error scheduling EmbeddedICE register write");
 353                 exit(-1);
 354         }
 355
 356         buf_set_u32(reg->value, 0, reg->size, value);
 357         reg->valid = 1;
 358         reg->dirty = 0;
 359
 360         return ERROR_OK;
 361 }
 362
 363 int embeddedice_set_reg_w_exec(reg_t *reg, u8 *buf)
 364 {
 365         embeddedice_set_reg(reg, buf_get_u32(buf, 0, reg->size));
 366
 367         if (jtag_execute_queue() != ERROR_OK)
 368         {
 369                 ERROR("register write failed");
 370                 exit(-1);
 371         }
 372         return ERROR_OK;
 373 }
 374
 375 int embeddedice_write_reg(reg_t *reg, u32 value)
 376 {
 377         embeddedice_reg_t *ice_reg = reg->arch_info;
 378         u8 reg_addr = ice_reg->addr & 0x1f;
 379         scan_field_t fields[3];
 380         u8 field0_out[4];
 381         u8 field1_out[1];
 382         u8 field2_out[1];
 383
 384         DEBUG("%i: 0x%8.8x", ice_reg->addr, value);
 385
 386         jtag_add_end_state(TAP_RTI);
 387         arm_jtag_scann(ice_reg->jtag_info, 0x2);
 388
 389         arm_jtag_set_instr(ice_reg->jtag_info, ice_reg->jtag_info->intest_instr, NULL);
 390
 391         fields[0].device = ice_reg->jtag_info->chain_pos;
 392         fields[0].num_bits = 32;
 393         fields[0].out_value = field0_out;
 394         buf_set_u32(fields[0].out_value, 0, 32, value);
 395         fields[0].out_mask = NULL;
 396         fields[0].in_value = NULL;
 397         fields[0].in_check_value = NULL;
 398         fields[0].in_check_mask = NULL;
 399         fields[0].in_handler = NULL;
 400         fields[0].in_handler_priv = NULL;
 401
 402         fields[1].device = ice_reg->jtag_info->chain_pos;
 403         fields[1].num_bits = 5;
 404         fields[1].out_value = field1_out;
 405         buf_set_u32(fields[1].out_value, 0, 5, reg_addr);
 406         fields[1].out_mask = NULL;
 407         fields[1].in_value = NULL;
 408         fields[1].in_check_value = NULL;
 409         fields[1].in_check_mask = NULL;
 410         fields[1].in_handler = NULL;
 411         fields[1].in_handler_priv = NULL;
 412
 413         fields[2].device = ice_reg->jtag_info->chain_pos;
 414         fields[2].num_bits = 1;
 415         fields[2].out_value = field2_out;
 416         buf_set_u32(fields[2].out_value, 0, 1, 1);
 417         fields[2].out_mask = NULL;
 418         fields[2].in_value = NULL;
 419         fields[2].in_check_value = NULL;
 420         fields[2].in_check_mask = NULL;
 421         fields[2].in_handler = NULL;
 422         fields[2].in_handler_priv = NULL;
 423
 424         jtag_add_dr_scan(3, fields, -1, NULL);
 425
 426         return ERROR_OK;
 427 }
 428
 429 int embeddedice_store_reg(reg_t *reg)
 430 {
 431         return embeddedice_write_reg(reg, buf_get_u32(reg->value, 0, reg->size));
 432 }
 433
 434 /* send <size> words of 32 bit to the DCC
 435  * we pretend the target is always going to be fast enough
 436  * (relative to the JTAG clock), so we don't need to handshake
 437  */
 438 int embeddedice_send(arm_jtag_t *jtag_info, u32 *data, u32 size)
 439 {
 440         scan_field_t fields[3];
 441         u8 field0_out[4];
 442         u8 field1_out[1];
 443         u8 field2_out[1];
 444
 445         jtag_add_end_state(TAP_RTI);
 446         arm_jtag_scann(jtag_info, 0x2);
 447         arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
 448
 449         fields[0].device = jtag_info->chain_pos;
 450         fields[0].num_bits = 32;
 451         fields[0].out_value = field0_out;
 452         fields[0].out_mask = NULL;
 453         fields[0].in_value = NULL;
 454         fields[0].in_check_value = NULL;
 455         fields[0].in_check_mask = NULL;
 456         fields[0].in_handler = NULL;
 457         fields[0].in_handler_priv = NULL;
 458
 459         fields[1].device = jtag_info->chain_pos;
 460         fields[1].num_bits = 5;
 461         fields[1].out_value = field1_out;
 462         buf_set_u32(fields[1].out_value, 0, 5, embeddedice_reg_arch_info[EICE_COMMS_DATA]);
 463         fields[1].out_mask = NULL;
 464         fields[1].in_value = NULL;
 465         fields[1].in_check_value = NULL;
 466         fields[1].in_check_mask = NULL;
 467         fields[1].in_handler = NULL;
 468         fields[1].in_handler_priv = NULL;
 469
 470         fields[2].device = jtag_info->chain_pos;
 471         fields[2].num_bits = 1;
 472         fields[2].out_value = field2_out;
 473         buf_set_u32(fields[2].out_value, 0, 1, 1);
 474         fields[2].out_mask = NULL;
 475         fields[2].in_value = NULL;
 476         fields[2].in_check_value = NULL;
 477         fields[2].in_check_mask = NULL;
 478         fields[2].in_handler = NULL;
 479         fields[2].in_handler_priv = NULL;
 480
 481         while (size > 0)
 482         {
 483                 buf_set_u32(fields[0].out_value, 0, 32, *data);
 484                 jtag_add_dr_scan(3, fields, -1, NULL);
 485
 486                 data++;
 487                 size--;
 488         }
 489
 490         /* call to jtag_execute_queue() intentionally omitted */
 491         return ERROR_OK;
 492 }
 493
 494 /* wait for DCC control register R/W handshake bit to become active
 495  */
 496 int embeddedice_handshake(arm_jtag_t *jtag_info, int hsbit, u32 timeout)
 497 {
 498         scan_field_t fields[3];
 499         u8 field0_in[4];
 500         u8 field1_out[1];
 501         u8 field2_out[1];
 502         int retval;
 503         int hsact;
 504         struct timeval lap;
 505         struct timeval now;
 506
 507         if (hsbit == EICE_COMM_CTRL_WBIT)
 508                 hsact = 1;
 509         else if (hsbit == EICE_COMM_CTRL_RBIT)
 510                 hsact = 0;
 511         else
 512                 return ERROR_INVALID_ARGUMENTS;
 513
 514         jtag_add_end_state(TAP_RTI);
 515         arm_jtag_scann(jtag_info, 0x2);
 516         arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
 517
 518         fields[0].device = jtag_info->chain_pos;
 519         fields[0].num_bits = 32;
 520         fields[0].out_value = NULL;
 521         fields[0].out_mask = NULL;
 522         fields[0].in_value = field0_in;
 523         fields[0].in_check_value = NULL;
 524         fields[0].in_check_mask = NULL;
 525         fields[0].in_handler = NULL;
 526         fields[0].in_handler_priv = NULL;
 527
 528         fields[1].device = jtag_info->chain_pos;
 529         fields[1].num_bits = 5;
 530         fields[1].out_value = field1_out;
 531         buf_set_u32(fields[1].out_value, 0, 5, embeddedice_reg_arch_info[EICE_COMMS_CTRL]);
 532         fields[1].out_mask = NULL;
 533         fields[1].in_value = NULL;
 534         fields[1].in_check_value = NULL;
 535         fields[1].in_check_mask = NULL;
 536         fields[1].in_handler = NULL;
 537         fields[1].in_handler_priv = NULL;
 538
 539         fields[2].device = jtag_info->chain_pos;
 540         fields[2].num_bits = 1;
 541         fields[2].out_value = field2_out;
 542         buf_set_u32(fields[2].out_value, 0, 1, 0);
 543         fields[2].out_mask = NULL;
 544         fields[2].in_value = NULL;
 545         fields[2].in_check_value = NULL;
 546         fields[2].in_check_mask = NULL;
 547         fields[2].in_handler = NULL;
 548         fields[2].in_handler_priv = NULL;
 549
 550         jtag_add_dr_scan(3, fields, -1, NULL);
 551         gettimeofday(&lap, NULL);
 552         do
 553         {
 554                 jtag_add_dr_scan(3, fields, -1, NULL);
 555                 if ((retval = jtag_execute_queue()) != ERROR_OK)
 556                         return retval;
 557
 558                 if (buf_get_u32(field0_in, hsbit, 1) == hsact)
 559                         return ERROR_OK;
 560
 561                 gettimeofday(&now, NULL);
 562         }
 563         while ((now.tv_sec-lap.tv_sec)*1000 + (now.tv_usec-lap.tv_usec)/1000 <= timeout);
 564
 565         return ERROR_TARGET_TIMEOUT;
 566 }