1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2009 by Dirk Behme *
12 * dirk.behme@gmail.com - copy from cortex_m3 *
14 * Copyright (C) 2010 Øyvind Harboe *
15 * oyvind.harboe@zylin.com *
17 * Copyright (C) ST-Ericsson SA 2011 *
18 * michel.jaouen@stericsson.com : smp minimum support *
20 * Copyright (C) Broadcom 2012 *
21 * ehunter@broadcom.com : Cortex-R4 support *
23 * Copyright (C) 2013 Kamal Dasu *
24 * kdasu.kdev@gmail.com *
26 * Copyright (C) 2016 Chengyu Zheng *
27 * chengyu.zheng@polimi.it : watchpoint support *
29 * This program is free software; you can redistribute it and/or modify *
30 * it under the terms of the GNU General Public License as published by *
31 * the Free Software Foundation; either version 2 of the License, or *
32 * (at your option) any later version. *
34 * This program is distributed in the hope that it will be useful, *
35 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
36 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
37 * GNU General Public License for more details. *
39 * You should have received a copy of the GNU General Public License *
40 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
42 * Cortex-A8(tm) TRM, ARM DDI 0344H *
43 * Cortex-A9(tm) TRM, ARM DDI 0407F *
44 * Cortex-A4(tm) TRM, ARM DDI 0363E *
45 * Cortex-A15(tm)TRM, ARM DDI 0438C *
47 ***************************************************************************/
53 #include "breakpoints.h"
56 #include "armv7a_mmu.h"
57 #include "target_request.h"
58 #include "target_type.h"
59 #include "arm_coresight.h"
60 #include "arm_opcodes.h"
61 #include "arm_semihosting.h"
62 #include "jtag/interface.h"
63 #include "transport/transport.h"
65 #include <helper/bits.h>
66 #include <helper/time_support.h>
68 static int cortex_a_poll(struct target *target);
69 static int cortex_a_debug_entry(struct target *target);
70 static int cortex_a_restore_context(struct target *target, bool bpwp);
71 static int cortex_a_set_breakpoint(struct target *target,
72 struct breakpoint *breakpoint, uint8_t matchmode);
73 static int cortex_a_set_context_breakpoint(struct target *target,
74 struct breakpoint *breakpoint, uint8_t matchmode);
75 static int cortex_a_set_hybrid_breakpoint(struct target *target,
76 struct breakpoint *breakpoint);
77 static int cortex_a_unset_breakpoint(struct target *target,
78 struct breakpoint *breakpoint);
79 static int cortex_a_wait_dscr_bits(struct target *target, uint32_t mask,
80 uint32_t value, uint32_t *dscr);
81 static int cortex_a_mmu(struct target *target, int *enabled);
82 static int cortex_a_mmu_modify(struct target *target, int enable);
83 static int cortex_a_virt2phys(struct target *target,
84 target_addr_t virt, target_addr_t *phys);
85 static int cortex_a_read_cpu_memory(struct target *target,
86 uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer);
88 static unsigned int ilog2(unsigned int x)
99 /* restore cp15_control_reg at resume */
100 static int cortex_a_restore_cp15_control_reg(struct target *target)
102 int retval = ERROR_OK;
103 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
104 struct armv7a_common *armv7a = target_to_armv7a(target);
106 if (cortex_a->cp15_control_reg != cortex_a->cp15_control_reg_curr) {
107 cortex_a->cp15_control_reg_curr = cortex_a->cp15_control_reg;
108 /* LOG_INFO("cp15_control_reg: %8.8" PRIx32, cortex_a->cp15_control_reg); */
109 retval = armv7a->arm.mcr(target, 15,
112 cortex_a->cp15_control_reg);
118 * Set up ARM core for memory access.
119 * If !phys_access, switch to SVC mode and make sure MMU is on
120 * If phys_access, switch off mmu
122 static int cortex_a_prep_memaccess(struct target *target, int phys_access)
124 struct armv7a_common *armv7a = target_to_armv7a(target);
125 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
128 if (phys_access == 0) {
129 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_SVC);
130 cortex_a_mmu(target, &mmu_enabled);
132 cortex_a_mmu_modify(target, 1);
133 if (cortex_a->dacrfixup_mode == CORTEX_A_DACRFIXUP_ON) {
134 /* overwrite DACR to all-manager */
135 armv7a->arm.mcr(target, 15,
140 cortex_a_mmu(target, &mmu_enabled);
142 cortex_a_mmu_modify(target, 0);
148 * Restore ARM core after memory access.
149 * If !phys_access, switch to previous mode
150 * If phys_access, restore MMU setting
152 static int cortex_a_post_memaccess(struct target *target, int phys_access)
154 struct armv7a_common *armv7a = target_to_armv7a(target);
155 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
157 if (phys_access == 0) {
158 if (cortex_a->dacrfixup_mode == CORTEX_A_DACRFIXUP_ON) {
160 armv7a->arm.mcr(target, 15,
162 cortex_a->cp15_dacr_reg);
164 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_ANY);
167 cortex_a_mmu(target, &mmu_enabled);
169 cortex_a_mmu_modify(target, 1);
175 /* modify cp15_control_reg in order to enable or disable mmu for :
176 * - virt2phys address conversion
177 * - read or write memory in phys or virt address */
178 static int cortex_a_mmu_modify(struct target *target, int enable)
180 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
181 struct armv7a_common *armv7a = target_to_armv7a(target);
182 int retval = ERROR_OK;
186 /* if mmu enabled at target stop and mmu not enable */
187 if (!(cortex_a->cp15_control_reg & 0x1U)) {
188 LOG_ERROR("trying to enable mmu on target stopped with mmu disable");
191 if ((cortex_a->cp15_control_reg_curr & 0x1U) == 0) {
192 cortex_a->cp15_control_reg_curr |= 0x1U;
196 if ((cortex_a->cp15_control_reg_curr & 0x1U) == 0x1U) {
197 cortex_a->cp15_control_reg_curr &= ~0x1U;
203 LOG_DEBUG("%s, writing cp15 ctrl: %" PRIx32,
204 enable ? "enable mmu" : "disable mmu",
205 cortex_a->cp15_control_reg_curr);
207 retval = armv7a->arm.mcr(target, 15,
210 cortex_a->cp15_control_reg_curr);
216 * Cortex-A Basic debug access, very low level assumes state is saved
218 static int cortex_a_init_debug_access(struct target *target)
220 struct armv7a_common *armv7a = target_to_armv7a(target);
224 /* lock memory-mapped access to debug registers to prevent
225 * software interference */
226 retval = mem_ap_write_u32(armv7a->debug_ap,
227 armv7a->debug_base + CPUDBG_LOCKACCESS, 0);
228 if (retval != ERROR_OK)
231 /* Disable cacheline fills and force cache write-through in debug state */
232 retval = mem_ap_write_u32(armv7a->debug_ap,
233 armv7a->debug_base + CPUDBG_DSCCR, 0);
234 if (retval != ERROR_OK)
237 /* Disable TLB lookup and refill/eviction in debug state */
238 retval = mem_ap_write_u32(armv7a->debug_ap,
239 armv7a->debug_base + CPUDBG_DSMCR, 0);
240 if (retval != ERROR_OK)
243 retval = dap_run(armv7a->debug_ap->dap);
244 if (retval != ERROR_OK)
247 /* Enabling of instruction execution in debug mode is done in debug_entry code */
249 /* Resync breakpoint registers */
251 /* Enable halt for breakpoint, watchpoint and vector catch */
252 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
253 armv7a->debug_base + CPUDBG_DSCR, &dscr);
254 if (retval != ERROR_OK)
256 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
257 armv7a->debug_base + CPUDBG_DSCR, dscr | DSCR_HALT_DBG_MODE);
258 if (retval != ERROR_OK)
261 /* Since this is likely called from init or reset, update target state information*/
262 return cortex_a_poll(target);
265 static int cortex_a_wait_instrcmpl(struct target *target, uint32_t *dscr, bool force)
267 /* Waits until InstrCmpl_l becomes 1, indicating instruction is done.
268 * Writes final value of DSCR into *dscr. Pass force to force always
269 * reading DSCR at least once. */
270 struct armv7a_common *armv7a = target_to_armv7a(target);
274 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
275 armv7a->debug_base + CPUDBG_DSCR, dscr);
276 if (retval != ERROR_OK) {
277 LOG_ERROR("Could not read DSCR register");
282 retval = cortex_a_wait_dscr_bits(target, DSCR_INSTR_COMP, DSCR_INSTR_COMP, dscr);
283 if (retval != ERROR_OK)
284 LOG_ERROR("Error waiting for InstrCompl=1");
288 /* To reduce needless round-trips, pass in a pointer to the current
289 * DSCR value. Initialize it to zero if you just need to know the
290 * value on return from this function; or DSCR_INSTR_COMP if you
291 * happen to know that no instruction is pending.
293 static int cortex_a_exec_opcode(struct target *target,
294 uint32_t opcode, uint32_t *dscr_p)
298 struct armv7a_common *armv7a = target_to_armv7a(target);
300 dscr = dscr_p ? *dscr_p : 0;
302 LOG_DEBUG("exec opcode 0x%08" PRIx32, opcode);
304 /* Wait for InstrCompl bit to be set */
305 retval = cortex_a_wait_instrcmpl(target, dscr_p, false);
306 if (retval != ERROR_OK)
309 retval = mem_ap_write_u32(armv7a->debug_ap,
310 armv7a->debug_base + CPUDBG_ITR, opcode);
311 if (retval != ERROR_OK)
314 /* Wait for InstrCompl bit to be set */
315 retval = cortex_a_wait_instrcmpl(target, &dscr, true);
316 if (retval != ERROR_OK) {
317 LOG_ERROR("Error waiting for cortex_a_exec_opcode");
327 /* Write to memory mapped registers directly with no cache or mmu handling */
328 static int cortex_a_dap_write_memap_register_u32(struct target *target,
333 struct armv7a_common *armv7a = target_to_armv7a(target);
335 retval = mem_ap_write_atomic_u32(armv7a->debug_ap, address, value);
341 * Cortex-A implementation of Debug Programmer's Model
343 * NOTE the invariant: these routines return with DSCR_INSTR_COMP set,
344 * so there's no need to poll for it before executing an instruction.
346 * NOTE that in several of these cases the "stall" mode might be useful.
347 * It'd let us queue a few operations together... prepare/finish might
348 * be the places to enable/disable that mode.
351 static inline struct cortex_a_common *dpm_to_a(struct arm_dpm *dpm)
353 return container_of(dpm, struct cortex_a_common, armv7a_common.dpm);
356 static int cortex_a_write_dcc(struct cortex_a_common *a, uint32_t data)
358 LOG_DEBUG("write DCC 0x%08" PRIx32, data);
359 return mem_ap_write_u32(a->armv7a_common.debug_ap,
360 a->armv7a_common.debug_base + CPUDBG_DTRRX, data);
363 static int cortex_a_read_dcc(struct cortex_a_common *a, uint32_t *data,
366 uint32_t dscr = DSCR_INSTR_COMP;
372 /* Wait for DTRRXfull */
373 retval = cortex_a_wait_dscr_bits(a->armv7a_common.arm.target,
374 DSCR_DTR_TX_FULL, DSCR_DTR_TX_FULL, &dscr);
375 if (retval != ERROR_OK) {
376 LOG_ERROR("Error waiting for read dcc");
380 retval = mem_ap_read_atomic_u32(a->armv7a_common.debug_ap,
381 a->armv7a_common.debug_base + CPUDBG_DTRTX, data);
382 if (retval != ERROR_OK)
384 /* LOG_DEBUG("read DCC 0x%08" PRIx32, *data); */
392 static int cortex_a_dpm_prepare(struct arm_dpm *dpm)
394 struct cortex_a_common *a = dpm_to_a(dpm);
398 /* set up invariant: INSTR_COMP is set after ever DPM operation */
399 retval = cortex_a_wait_instrcmpl(dpm->arm->target, &dscr, true);
400 if (retval != ERROR_OK) {
401 LOG_ERROR("Error waiting for dpm prepare");
405 /* this "should never happen" ... */
406 if (dscr & DSCR_DTR_RX_FULL) {
407 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32, dscr);
409 retval = cortex_a_exec_opcode(
410 a->armv7a_common.arm.target,
411 ARMV4_5_MRC(14, 0, 0, 0, 5, 0),
413 if (retval != ERROR_OK)
420 static int cortex_a_dpm_finish(struct arm_dpm *dpm)
422 /* REVISIT what could be done here? */
426 static int cortex_a_instr_write_data_dcc(struct arm_dpm *dpm,
427 uint32_t opcode, uint32_t data)
429 struct cortex_a_common *a = dpm_to_a(dpm);
431 uint32_t dscr = DSCR_INSTR_COMP;
433 retval = cortex_a_write_dcc(a, data);
434 if (retval != ERROR_OK)
437 return cortex_a_exec_opcode(
438 a->armv7a_common.arm.target,
443 static int cortex_a_instr_write_data_rt_dcc(struct arm_dpm *dpm,
444 uint8_t rt, uint32_t data)
446 struct cortex_a_common *a = dpm_to_a(dpm);
447 uint32_t dscr = DSCR_INSTR_COMP;
451 return ERROR_TARGET_INVALID;
453 retval = cortex_a_write_dcc(a, data);
454 if (retval != ERROR_OK)
457 /* DCCRX to Rt, "MCR p14, 0, R0, c0, c5, 0", 0xEE000E15 */
458 return cortex_a_exec_opcode(
459 a->armv7a_common.arm.target,
460 ARMV4_5_MRC(14, 0, rt, 0, 5, 0),
464 static int cortex_a_instr_write_data_r0(struct arm_dpm *dpm,
465 uint32_t opcode, uint32_t data)
467 struct cortex_a_common *a = dpm_to_a(dpm);
468 uint32_t dscr = DSCR_INSTR_COMP;
471 retval = cortex_a_instr_write_data_rt_dcc(dpm, 0, data);
472 if (retval != ERROR_OK)
475 /* then the opcode, taking data from R0 */
476 retval = cortex_a_exec_opcode(
477 a->armv7a_common.arm.target,
484 static int cortex_a_instr_cpsr_sync(struct arm_dpm *dpm)
486 struct target *target = dpm->arm->target;
487 uint32_t dscr = DSCR_INSTR_COMP;
489 /* "Prefetch flush" after modifying execution status in CPSR */
490 return cortex_a_exec_opcode(target,
491 ARMV4_5_MCR(15, 0, 0, 7, 5, 4),
495 static int cortex_a_instr_read_data_dcc(struct arm_dpm *dpm,
496 uint32_t opcode, uint32_t *data)
498 struct cortex_a_common *a = dpm_to_a(dpm);
500 uint32_t dscr = DSCR_INSTR_COMP;
502 /* the opcode, writing data to DCC */
503 retval = cortex_a_exec_opcode(
504 a->armv7a_common.arm.target,
507 if (retval != ERROR_OK)
510 return cortex_a_read_dcc(a, data, &dscr);
513 static int cortex_a_instr_read_data_rt_dcc(struct arm_dpm *dpm,
514 uint8_t rt, uint32_t *data)
516 struct cortex_a_common *a = dpm_to_a(dpm);
517 uint32_t dscr = DSCR_INSTR_COMP;
521 return ERROR_TARGET_INVALID;
523 retval = cortex_a_exec_opcode(
524 a->armv7a_common.arm.target,
525 ARMV4_5_MCR(14, 0, rt, 0, 5, 0),
527 if (retval != ERROR_OK)
530 return cortex_a_read_dcc(a, data, &dscr);
533 static int cortex_a_instr_read_data_r0(struct arm_dpm *dpm,
534 uint32_t opcode, uint32_t *data)
536 struct cortex_a_common *a = dpm_to_a(dpm);
537 uint32_t dscr = DSCR_INSTR_COMP;
540 /* the opcode, writing data to R0 */
541 retval = cortex_a_exec_opcode(
542 a->armv7a_common.arm.target,
545 if (retval != ERROR_OK)
548 /* write R0 to DCC */
549 return cortex_a_instr_read_data_rt_dcc(dpm, 0, data);
552 static int cortex_a_bpwp_enable(struct arm_dpm *dpm, unsigned index_t,
553 uint32_t addr, uint32_t control)
555 struct cortex_a_common *a = dpm_to_a(dpm);
556 uint32_t vr = a->armv7a_common.debug_base;
557 uint32_t cr = a->armv7a_common.debug_base;
561 case 0 ... 15: /* breakpoints */
562 vr += CPUDBG_BVR_BASE;
563 cr += CPUDBG_BCR_BASE;
565 case 16 ... 31: /* watchpoints */
566 vr += CPUDBG_WVR_BASE;
567 cr += CPUDBG_WCR_BASE;
576 LOG_DEBUG("A: bpwp enable, vr %08x cr %08x",
577 (unsigned) vr, (unsigned) cr);
579 retval = cortex_a_dap_write_memap_register_u32(dpm->arm->target,
581 if (retval != ERROR_OK)
583 retval = cortex_a_dap_write_memap_register_u32(dpm->arm->target,
588 static int cortex_a_bpwp_disable(struct arm_dpm *dpm, unsigned index_t)
590 struct cortex_a_common *a = dpm_to_a(dpm);
595 cr = a->armv7a_common.debug_base + CPUDBG_BCR_BASE;
598 cr = a->armv7a_common.debug_base + CPUDBG_WCR_BASE;
606 LOG_DEBUG("A: bpwp disable, cr %08x", (unsigned) cr);
608 /* clear control register */
609 return cortex_a_dap_write_memap_register_u32(dpm->arm->target, cr, 0);
612 static int cortex_a_dpm_setup(struct cortex_a_common *a, uint32_t didr)
614 struct arm_dpm *dpm = &a->armv7a_common.dpm;
617 dpm->arm = &a->armv7a_common.arm;
620 dpm->prepare = cortex_a_dpm_prepare;
621 dpm->finish = cortex_a_dpm_finish;
623 dpm->instr_write_data_dcc = cortex_a_instr_write_data_dcc;
624 dpm->instr_write_data_r0 = cortex_a_instr_write_data_r0;
625 dpm->instr_cpsr_sync = cortex_a_instr_cpsr_sync;
627 dpm->instr_read_data_dcc = cortex_a_instr_read_data_dcc;
628 dpm->instr_read_data_r0 = cortex_a_instr_read_data_r0;
630 dpm->bpwp_enable = cortex_a_bpwp_enable;
631 dpm->bpwp_disable = cortex_a_bpwp_disable;
633 retval = arm_dpm_setup(dpm);
634 if (retval == ERROR_OK)
635 retval = arm_dpm_initialize(dpm);
639 static struct target *get_cortex_a(struct target *target, int32_t coreid)
641 struct target_list *head;
647 if ((curr->coreid == coreid) && (curr->state == TARGET_HALTED))
653 static int cortex_a_halt(struct target *target);
655 static int cortex_a_halt_smp(struct target *target)
658 struct target_list *head;
663 if ((curr != target) && (curr->state != TARGET_HALTED)
664 && target_was_examined(curr))
665 retval += cortex_a_halt(curr);
671 static int update_halt_gdb(struct target *target)
673 struct target *gdb_target = NULL;
674 struct target_list *head;
678 if (target->gdb_service && target->gdb_service->core[0] == -1) {
679 target->gdb_service->target = target;
680 target->gdb_service->core[0] = target->coreid;
681 retval += cortex_a_halt_smp(target);
684 if (target->gdb_service)
685 gdb_target = target->gdb_service->target;
687 foreach_smp_target(head, target->head) {
689 /* skip calling context */
692 if (!target_was_examined(curr))
694 /* skip targets that were already halted */
695 if (curr->state == TARGET_HALTED)
697 /* Skip gdb_target; it alerts GDB so has to be polled as last one */
698 if (curr == gdb_target)
701 /* avoid recursion in cortex_a_poll() */
707 /* after all targets were updated, poll the gdb serving target */
708 if (gdb_target && gdb_target != target)
709 cortex_a_poll(gdb_target);
714 * Cortex-A Run control
717 static int cortex_a_poll(struct target *target)
719 int retval = ERROR_OK;
721 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
722 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
723 enum target_state prev_target_state = target->state;
724 /* toggle to another core is done by gdb as follow */
725 /* maint packet J core_id */
727 /* the next polling trigger an halt event sent to gdb */
728 if ((target->state == TARGET_HALTED) && (target->smp) &&
729 (target->gdb_service) &&
730 (!target->gdb_service->target)) {
731 target->gdb_service->target =
732 get_cortex_a(target, target->gdb_service->core[1]);
733 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
736 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
737 armv7a->debug_base + CPUDBG_DSCR, &dscr);
738 if (retval != ERROR_OK)
740 cortex_a->cpudbg_dscr = dscr;
742 if (DSCR_RUN_MODE(dscr) == (DSCR_CORE_HALTED | DSCR_CORE_RESTARTED)) {
743 if (prev_target_state != TARGET_HALTED) {
744 /* We have a halting debug event */
745 LOG_DEBUG("Target halted");
746 target->state = TARGET_HALTED;
748 retval = cortex_a_debug_entry(target);
749 if (retval != ERROR_OK)
753 retval = update_halt_gdb(target);
754 if (retval != ERROR_OK)
758 if (prev_target_state == TARGET_DEBUG_RUNNING) {
759 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
760 } else { /* prev_target_state is RUNNING, UNKNOWN or RESET */
761 if (arm_semihosting(target, &retval) != 0)
764 target_call_event_callbacks(target,
765 TARGET_EVENT_HALTED);
769 target->state = TARGET_RUNNING;
774 static int cortex_a_halt(struct target *target)
778 struct armv7a_common *armv7a = target_to_armv7a(target);
781 * Tell the core to be halted by writing DRCR with 0x1
782 * and then wait for the core to be halted.
784 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
785 armv7a->debug_base + CPUDBG_DRCR, DRCR_HALT);
786 if (retval != ERROR_OK)
789 dscr = 0; /* force read of dscr */
790 retval = cortex_a_wait_dscr_bits(target, DSCR_CORE_HALTED,
791 DSCR_CORE_HALTED, &dscr);
792 if (retval != ERROR_OK) {
793 LOG_ERROR("Error waiting for halt");
797 target->debug_reason = DBG_REASON_DBGRQ;
802 static int cortex_a_internal_restore(struct target *target, int current,
803 target_addr_t *address, int handle_breakpoints, int debug_execution)
805 struct armv7a_common *armv7a = target_to_armv7a(target);
806 struct arm *arm = &armv7a->arm;
810 if (!debug_execution)
811 target_free_all_working_areas(target);
814 if (debug_execution) {
815 /* Disable interrupts */
816 /* We disable interrupts in the PRIMASK register instead of
817 * masking with C_MASKINTS,
818 * This is probably the same issue as Cortex-M3 Errata 377493:
819 * C_MASKINTS in parallel with disabled interrupts can cause
820 * local faults to not be taken. */
821 buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_PRIMASK].value, 0, 32, 1);
822 armv7m->core_cache->reg_list[ARMV7M_PRIMASK].dirty = true;
823 armv7m->core_cache->reg_list[ARMV7M_PRIMASK].valid = true;
825 /* Make sure we are in Thumb mode */
826 buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32,
827 buf_get_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0,
829 armv7m->core_cache->reg_list[ARMV7M_xPSR].dirty = true;
830 armv7m->core_cache->reg_list[ARMV7M_xPSR].valid = true;
834 /* current = 1: continue on current pc, otherwise continue at <address> */
835 resume_pc = buf_get_u32(arm->pc->value, 0, 32);
837 resume_pc = *address;
839 *address = resume_pc;
841 /* Make sure that the Armv7 gdb thumb fixups does not
842 * kill the return address
844 switch (arm->core_state) {
846 resume_pc &= 0xFFFFFFFC;
848 case ARM_STATE_THUMB:
849 case ARM_STATE_THUMB_EE:
850 /* When the return address is loaded into PC
851 * bit 0 must be 1 to stay in Thumb state
855 case ARM_STATE_JAZELLE:
856 LOG_ERROR("How do I resume into Jazelle state??");
858 case ARM_STATE_AARCH64:
859 LOG_ERROR("Shouldn't be in AARCH64 state");
862 LOG_DEBUG("resume pc = 0x%08" PRIx32, resume_pc);
863 buf_set_u32(arm->pc->value, 0, 32, resume_pc);
864 arm->pc->dirty = true;
865 arm->pc->valid = true;
867 /* restore dpm_mode at system halt */
868 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_ANY);
869 /* called it now before restoring context because it uses cpu
870 * register r0 for restoring cp15 control register */
871 retval = cortex_a_restore_cp15_control_reg(target);
872 if (retval != ERROR_OK)
874 retval = cortex_a_restore_context(target, handle_breakpoints);
875 if (retval != ERROR_OK)
877 target->debug_reason = DBG_REASON_NOTHALTED;
878 target->state = TARGET_RUNNING;
880 /* registers are now invalid */
881 register_cache_invalidate(arm->core_cache);
884 /* the front-end may request us not to handle breakpoints */
885 if (handle_breakpoints) {
886 /* Single step past breakpoint at current address */
887 breakpoint = breakpoint_find(target, resume_pc);
889 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint->address);
890 cortex_m3_unset_breakpoint(target, breakpoint);
891 cortex_m3_single_step_core(target);
892 cortex_m3_set_breakpoint(target, breakpoint);
900 static int cortex_a_internal_restart(struct target *target)
902 struct armv7a_common *armv7a = target_to_armv7a(target);
903 struct arm *arm = &armv7a->arm;
907 * * Restart core and wait for it to be started. Clear ITRen and sticky
908 * * exception flags: see ARMv7 ARM, C5.9.
910 * REVISIT: for single stepping, we probably want to
911 * disable IRQs by default, with optional override...
914 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
915 armv7a->debug_base + CPUDBG_DSCR, &dscr);
916 if (retval != ERROR_OK)
919 if ((dscr & DSCR_INSTR_COMP) == 0)
920 LOG_ERROR("DSCR InstrCompl must be set before leaving debug!");
922 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
923 armv7a->debug_base + CPUDBG_DSCR, dscr & ~DSCR_ITR_EN);
924 if (retval != ERROR_OK)
927 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
928 armv7a->debug_base + CPUDBG_DRCR, DRCR_RESTART |
929 DRCR_CLEAR_EXCEPTIONS);
930 if (retval != ERROR_OK)
933 dscr = 0; /* force read of dscr */
934 retval = cortex_a_wait_dscr_bits(target, DSCR_CORE_RESTARTED,
935 DSCR_CORE_RESTARTED, &dscr);
936 if (retval != ERROR_OK) {
937 LOG_ERROR("Error waiting for resume");
941 target->debug_reason = DBG_REASON_NOTHALTED;
942 target->state = TARGET_RUNNING;
944 /* registers are now invalid */
945 register_cache_invalidate(arm->core_cache);
950 static int cortex_a_restore_smp(struct target *target, int handle_breakpoints)
953 struct target_list *head;
955 target_addr_t address;
959 if ((curr != target) && (curr->state != TARGET_RUNNING)
960 && target_was_examined(curr)) {
961 /* resume current address , not in step mode */
962 retval += cortex_a_internal_restore(curr, 1, &address,
963 handle_breakpoints, 0);
964 retval += cortex_a_internal_restart(curr);
972 static int cortex_a_resume(struct target *target, int current,
973 target_addr_t address, int handle_breakpoints, int debug_execution)
976 /* dummy resume for smp toggle in order to reduce gdb impact */
977 if ((target->smp) && (target->gdb_service->core[1] != -1)) {
978 /* simulate a start and halt of target */
979 target->gdb_service->target = NULL;
980 target->gdb_service->core[0] = target->gdb_service->core[1];
981 /* fake resume at next poll we play the target core[1], see poll*/
982 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
985 cortex_a_internal_restore(target, current, &address, handle_breakpoints, debug_execution);
987 target->gdb_service->core[0] = -1;
988 retval = cortex_a_restore_smp(target, handle_breakpoints);
989 if (retval != ERROR_OK)
992 cortex_a_internal_restart(target);
994 if (!debug_execution) {
995 target->state = TARGET_RUNNING;
996 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
997 LOG_DEBUG("target resumed at " TARGET_ADDR_FMT, address);
999 target->state = TARGET_DEBUG_RUNNING;
1000 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
1001 LOG_DEBUG("target debug resumed at " TARGET_ADDR_FMT, address);
1007 static int cortex_a_debug_entry(struct target *target)
1010 int retval = ERROR_OK;
1011 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1012 struct armv7a_common *armv7a = target_to_armv7a(target);
1013 struct arm *arm = &armv7a->arm;
1015 LOG_DEBUG("dscr = 0x%08" PRIx32, cortex_a->cpudbg_dscr);
1017 /* REVISIT surely we should not re-read DSCR !! */
1018 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1019 armv7a->debug_base + CPUDBG_DSCR, &dscr);
1020 if (retval != ERROR_OK)
1023 /* REVISIT see A TRM 12.11.4 steps 2..3 -- make sure that any
1024 * imprecise data aborts get discarded by issuing a Data
1025 * Synchronization Barrier: ARMV4_5_MCR(15, 0, 0, 7, 10, 4).
1028 /* Enable the ITR execution once we are in debug mode */
1029 dscr |= DSCR_ITR_EN;
1030 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1031 armv7a->debug_base + CPUDBG_DSCR, dscr);
1032 if (retval != ERROR_OK)
1035 /* Examine debug reason */
1036 arm_dpm_report_dscr(&armv7a->dpm, cortex_a->cpudbg_dscr);
1038 /* save address of instruction that triggered the watchpoint? */
1039 if (target->debug_reason == DBG_REASON_WATCHPOINT) {
1042 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1043 armv7a->debug_base + CPUDBG_WFAR,
1045 if (retval != ERROR_OK)
1047 arm_dpm_report_wfar(&armv7a->dpm, wfar);
1050 /* First load register accessible through core debug port */
1051 retval = arm_dpm_read_current_registers(&armv7a->dpm);
1052 if (retval != ERROR_OK)
1057 retval = arm_dpm_read_reg(&armv7a->dpm, arm->spsr, 17);
1058 if (retval != ERROR_OK)
1063 /* TODO, Move this */
1064 uint32_t cp15_control_register, cp15_cacr, cp15_nacr;
1065 cortex_a_read_cp(target, &cp15_control_register, 15, 0, 1, 0, 0);
1066 LOG_DEBUG("cp15_control_register = 0x%08x", cp15_control_register);
1068 cortex_a_read_cp(target, &cp15_cacr, 15, 0, 1, 0, 2);
1069 LOG_DEBUG("cp15 Coprocessor Access Control Register = 0x%08x", cp15_cacr);
1071 cortex_a_read_cp(target, &cp15_nacr, 15, 0, 1, 1, 2);
1072 LOG_DEBUG("cp15 Nonsecure Access Control Register = 0x%08x", cp15_nacr);
1075 /* Are we in an exception handler */
1076 /* armv4_5->exception_number = 0; */
1077 if (armv7a->post_debug_entry) {
1078 retval = armv7a->post_debug_entry(target);
1079 if (retval != ERROR_OK)
1086 static int cortex_a_post_debug_entry(struct target *target)
1088 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1089 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1092 /* MRC p15,0,<Rt>,c1,c0,0 ; Read CP15 System Control Register */
1093 retval = armv7a->arm.mrc(target, 15,
1094 0, 0, /* op1, op2 */
1095 1, 0, /* CRn, CRm */
1096 &cortex_a->cp15_control_reg);
1097 if (retval != ERROR_OK)
1099 LOG_DEBUG("cp15_control_reg: %8.8" PRIx32, cortex_a->cp15_control_reg);
1100 cortex_a->cp15_control_reg_curr = cortex_a->cp15_control_reg;
1102 if (!armv7a->is_armv7r)
1103 armv7a_read_ttbcr(target);
1105 if (armv7a->armv7a_mmu.armv7a_cache.info == -1)
1106 armv7a_identify_cache(target);
1108 if (armv7a->is_armv7r) {
1109 armv7a->armv7a_mmu.mmu_enabled = 0;
1111 armv7a->armv7a_mmu.mmu_enabled =
1112 (cortex_a->cp15_control_reg & 0x1U) ? 1 : 0;
1114 armv7a->armv7a_mmu.armv7a_cache.d_u_cache_enabled =
1115 (cortex_a->cp15_control_reg & 0x4U) ? 1 : 0;
1116 armv7a->armv7a_mmu.armv7a_cache.i_cache_enabled =
1117 (cortex_a->cp15_control_reg & 0x1000U) ? 1 : 0;
1118 cortex_a->curr_mode = armv7a->arm.core_mode;
1120 /* switch to SVC mode to read DACR */
1121 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_SVC);
1122 armv7a->arm.mrc(target, 15,
1124 &cortex_a->cp15_dacr_reg);
1126 LOG_DEBUG("cp15_dacr_reg: %8.8" PRIx32,
1127 cortex_a->cp15_dacr_reg);
1129 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_ANY);
1133 static int cortex_a_set_dscr_bits(struct target *target,
1134 unsigned long bit_mask, unsigned long value)
1136 struct armv7a_common *armv7a = target_to_armv7a(target);
1140 int retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1141 armv7a->debug_base + CPUDBG_DSCR, &dscr);
1142 if (retval != ERROR_OK)
1145 /* clear bitfield */
1148 dscr |= value & bit_mask;
1150 /* write new DSCR */
1151 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1152 armv7a->debug_base + CPUDBG_DSCR, dscr);
1156 static int cortex_a_step(struct target *target, int current, target_addr_t address,
1157 int handle_breakpoints)
1159 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1160 struct armv7a_common *armv7a = target_to_armv7a(target);
1161 struct arm *arm = &armv7a->arm;
1162 struct breakpoint *breakpoint = NULL;
1163 struct breakpoint stepbreakpoint;
1167 if (target->state != TARGET_HALTED) {
1168 LOG_WARNING("target not halted");
1169 return ERROR_TARGET_NOT_HALTED;
1172 /* current = 1: continue on current pc, otherwise continue at <address> */
1175 buf_set_u32(r->value, 0, 32, address);
1177 address = buf_get_u32(r->value, 0, 32);
1179 /* The front-end may request us not to handle breakpoints.
1180 * But since Cortex-A uses breakpoint for single step,
1181 * we MUST handle breakpoints.
1183 handle_breakpoints = 1;
1184 if (handle_breakpoints) {
1185 breakpoint = breakpoint_find(target, address);
1187 cortex_a_unset_breakpoint(target, breakpoint);
1190 /* Setup single step breakpoint */
1191 stepbreakpoint.address = address;
1192 stepbreakpoint.asid = 0;
1193 stepbreakpoint.length = (arm->core_state == ARM_STATE_THUMB)
1195 stepbreakpoint.type = BKPT_HARD;
1196 stepbreakpoint.set = 0;
1198 /* Disable interrupts during single step if requested */
1199 if (cortex_a->isrmasking_mode == CORTEX_A_ISRMASK_ON) {
1200 retval = cortex_a_set_dscr_bits(target, DSCR_INT_DIS, DSCR_INT_DIS);
1201 if (retval != ERROR_OK)
1205 /* Break on IVA mismatch */
1206 cortex_a_set_breakpoint(target, &stepbreakpoint, 0x04);
1208 target->debug_reason = DBG_REASON_SINGLESTEP;
1210 retval = cortex_a_resume(target, 1, address, 0, 0);
1211 if (retval != ERROR_OK)
1214 int64_t then = timeval_ms();
1215 while (target->state != TARGET_HALTED) {
1216 retval = cortex_a_poll(target);
1217 if (retval != ERROR_OK)
1219 if (target->state == TARGET_HALTED)
1221 if (timeval_ms() > then + 1000) {
1222 LOG_ERROR("timeout waiting for target halt");
1227 cortex_a_unset_breakpoint(target, &stepbreakpoint);
1229 /* Re-enable interrupts if they were disabled */
1230 if (cortex_a->isrmasking_mode == CORTEX_A_ISRMASK_ON) {
1231 retval = cortex_a_set_dscr_bits(target, DSCR_INT_DIS, 0);
1232 if (retval != ERROR_OK)
1237 target->debug_reason = DBG_REASON_BREAKPOINT;
1240 cortex_a_set_breakpoint(target, breakpoint, 0);
1242 if (target->state != TARGET_HALTED)
1243 LOG_DEBUG("target stepped");
1248 static int cortex_a_restore_context(struct target *target, bool bpwp)
1250 struct armv7a_common *armv7a = target_to_armv7a(target);
1254 if (armv7a->pre_restore_context)
1255 armv7a->pre_restore_context(target);
1257 return arm_dpm_write_dirty_registers(&armv7a->dpm, bpwp);
1261 * Cortex-A Breakpoint and watchpoint functions
1264 /* Setup hardware Breakpoint Register Pair */
1265 static int cortex_a_set_breakpoint(struct target *target,
1266 struct breakpoint *breakpoint, uint8_t matchmode)
1271 uint8_t byte_addr_select = 0x0F;
1272 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1273 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1274 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1276 if (breakpoint->set) {
1277 LOG_WARNING("breakpoint already set");
1281 if (breakpoint->type == BKPT_HARD) {
1282 while (brp_list[brp_i].used && (brp_i < cortex_a->brp_num))
1284 if (brp_i >= cortex_a->brp_num) {
1285 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1286 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1288 breakpoint->set = brp_i + 1;
1289 if (breakpoint->length == 2)
1290 byte_addr_select = (3 << (breakpoint->address & 0x02));
1291 control = ((matchmode & 0x7) << 20)
1292 | (byte_addr_select << 5)
1294 brp_list[brp_i].used = true;
1295 brp_list[brp_i].value = (breakpoint->address & 0xFFFFFFFC);
1296 brp_list[brp_i].control = control;
1297 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1298 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].brpn,
1299 brp_list[brp_i].value);
1300 if (retval != ERROR_OK)
1302 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1303 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].brpn,
1304 brp_list[brp_i].control);
1305 if (retval != ERROR_OK)
1307 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1308 brp_list[brp_i].control,
1309 brp_list[brp_i].value);
1310 } else if (breakpoint->type == BKPT_SOFT) {
1312 /* length == 2: Thumb breakpoint */
1313 if (breakpoint->length == 2)
1314 buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
1316 /* length == 3: Thumb-2 breakpoint, actual encoding is
1317 * a regular Thumb BKPT instruction but we replace a
1318 * 32bit Thumb-2 instruction, so fix-up the breakpoint
1321 if (breakpoint->length == 3) {
1322 buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
1323 breakpoint->length = 4;
1325 /* length == 4, normal ARM breakpoint */
1326 buf_set_u32(code, 0, 32, ARMV5_BKPT(0x11));
1328 retval = target_read_memory(target,
1329 breakpoint->address & 0xFFFFFFFE,
1330 breakpoint->length, 1,
1331 breakpoint->orig_instr);
1332 if (retval != ERROR_OK)
1335 /* make sure data cache is cleaned & invalidated down to PoC */
1336 if (!armv7a->armv7a_mmu.armv7a_cache.auto_cache_enabled) {
1337 armv7a_cache_flush_virt(target, breakpoint->address,
1338 breakpoint->length);
1341 retval = target_write_memory(target,
1342 breakpoint->address & 0xFFFFFFFE,
1343 breakpoint->length, 1, code);
1344 if (retval != ERROR_OK)
1347 /* update i-cache at breakpoint location */
1348 armv7a_l1_d_cache_inval_virt(target, breakpoint->address,
1349 breakpoint->length);
1350 armv7a_l1_i_cache_inval_virt(target, breakpoint->address,
1351 breakpoint->length);
1353 breakpoint->set = 0x11; /* Any nice value but 0 */
1359 static int cortex_a_set_context_breakpoint(struct target *target,
1360 struct breakpoint *breakpoint, uint8_t matchmode)
1362 int retval = ERROR_FAIL;
1365 uint8_t byte_addr_select = 0x0F;
1366 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1367 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1368 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1370 if (breakpoint->set) {
1371 LOG_WARNING("breakpoint already set");
1374 /*check available context BRPs*/
1375 while ((brp_list[brp_i].used ||
1376 (brp_list[brp_i].type != BRP_CONTEXT)) && (brp_i < cortex_a->brp_num))
1379 if (brp_i >= cortex_a->brp_num) {
1380 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1384 breakpoint->set = brp_i + 1;
1385 control = ((matchmode & 0x7) << 20)
1386 | (byte_addr_select << 5)
1388 brp_list[brp_i].used = true;
1389 brp_list[brp_i].value = (breakpoint->asid);
1390 brp_list[brp_i].control = control;
1391 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1392 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].brpn,
1393 brp_list[brp_i].value);
1394 if (retval != ERROR_OK)
1396 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1397 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].brpn,
1398 brp_list[brp_i].control);
1399 if (retval != ERROR_OK)
1401 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1402 brp_list[brp_i].control,
1403 brp_list[brp_i].value);
1408 static int cortex_a_set_hybrid_breakpoint(struct target *target, struct breakpoint *breakpoint)
1410 int retval = ERROR_FAIL;
1411 int brp_1 = 0; /* holds the contextID pair */
1412 int brp_2 = 0; /* holds the IVA pair */
1413 uint32_t control_ctx, control_iva;
1414 uint8_t ctx_byte_addr_select = 0x0F;
1415 uint8_t iva_byte_addr_select = 0x0F;
1416 uint8_t ctx_machmode = 0x03;
1417 uint8_t iva_machmode = 0x01;
1418 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1419 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1420 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1422 if (breakpoint->set) {
1423 LOG_WARNING("breakpoint already set");
1426 /*check available context BRPs*/
1427 while ((brp_list[brp_1].used ||
1428 (brp_list[brp_1].type != BRP_CONTEXT)) && (brp_1 < cortex_a->brp_num))
1431 LOG_DEBUG("brp(CTX) found num: %d", brp_1);
1432 if (brp_1 >= cortex_a->brp_num) {
1433 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1437 while ((brp_list[brp_2].used ||
1438 (brp_list[brp_2].type != BRP_NORMAL)) && (brp_2 < cortex_a->brp_num))
1441 LOG_DEBUG("brp(IVA) found num: %d", brp_2);
1442 if (brp_2 >= cortex_a->brp_num) {
1443 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1447 breakpoint->set = brp_1 + 1;
1448 breakpoint->linked_brp = brp_2;
1449 control_ctx = ((ctx_machmode & 0x7) << 20)
1452 | (ctx_byte_addr_select << 5)
1454 brp_list[brp_1].used = true;
1455 brp_list[brp_1].value = (breakpoint->asid);
1456 brp_list[brp_1].control = control_ctx;
1457 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1458 + CPUDBG_BVR_BASE + 4 * brp_list[brp_1].brpn,
1459 brp_list[brp_1].value);
1460 if (retval != ERROR_OK)
1462 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1463 + CPUDBG_BCR_BASE + 4 * brp_list[brp_1].brpn,
1464 brp_list[brp_1].control);
1465 if (retval != ERROR_OK)
1468 control_iva = ((iva_machmode & 0x7) << 20)
1470 | (iva_byte_addr_select << 5)
1472 brp_list[brp_2].used = true;
1473 brp_list[brp_2].value = (breakpoint->address & 0xFFFFFFFC);
1474 brp_list[brp_2].control = control_iva;
1475 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1476 + CPUDBG_BVR_BASE + 4 * brp_list[brp_2].brpn,
1477 brp_list[brp_2].value);
1478 if (retval != ERROR_OK)
1480 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1481 + CPUDBG_BCR_BASE + 4 * brp_list[brp_2].brpn,
1482 brp_list[brp_2].control);
1483 if (retval != ERROR_OK)
1489 static int cortex_a_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
1492 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1493 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1494 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1496 if (!breakpoint->set) {
1497 LOG_WARNING("breakpoint not set");
1501 if (breakpoint->type == BKPT_HARD) {
1502 if ((breakpoint->address != 0) && (breakpoint->asid != 0)) {
1503 int brp_i = breakpoint->set - 1;
1504 int brp_j = breakpoint->linked_brp;
1505 if ((brp_i < 0) || (brp_i >= cortex_a->brp_num)) {
1506 LOG_DEBUG("Invalid BRP number in breakpoint");
1509 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1510 brp_list[brp_i].control, brp_list[brp_i].value);
1511 brp_list[brp_i].used = false;
1512 brp_list[brp_i].value = 0;
1513 brp_list[brp_i].control = 0;
1514 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1515 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].brpn,
1516 brp_list[brp_i].control);
1517 if (retval != ERROR_OK)
1519 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1520 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].brpn,
1521 brp_list[brp_i].value);
1522 if (retval != ERROR_OK)
1524 if ((brp_j < 0) || (brp_j >= cortex_a->brp_num)) {
1525 LOG_DEBUG("Invalid BRP number in breakpoint");
1528 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_j,
1529 brp_list[brp_j].control, brp_list[brp_j].value);
1530 brp_list[brp_j].used = false;
1531 brp_list[brp_j].value = 0;
1532 brp_list[brp_j].control = 0;
1533 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1534 + CPUDBG_BCR_BASE + 4 * brp_list[brp_j].brpn,
1535 brp_list[brp_j].control);
1536 if (retval != ERROR_OK)
1538 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1539 + CPUDBG_BVR_BASE + 4 * brp_list[brp_j].brpn,
1540 brp_list[brp_j].value);
1541 if (retval != ERROR_OK)
1543 breakpoint->linked_brp = 0;
1544 breakpoint->set = 0;
1548 int brp_i = breakpoint->set - 1;
1549 if ((brp_i < 0) || (brp_i >= cortex_a->brp_num)) {
1550 LOG_DEBUG("Invalid BRP number in breakpoint");
1553 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1554 brp_list[brp_i].control, brp_list[brp_i].value);
1555 brp_list[brp_i].used = false;
1556 brp_list[brp_i].value = 0;
1557 brp_list[brp_i].control = 0;
1558 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1559 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].brpn,
1560 brp_list[brp_i].control);
1561 if (retval != ERROR_OK)
1563 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1564 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].brpn,
1565 brp_list[brp_i].value);
1566 if (retval != ERROR_OK)
1568 breakpoint->set = 0;
1573 /* make sure data cache is cleaned & invalidated down to PoC */
1574 if (!armv7a->armv7a_mmu.armv7a_cache.auto_cache_enabled) {
1575 armv7a_cache_flush_virt(target, breakpoint->address,
1576 breakpoint->length);
1579 /* restore original instruction (kept in target endianness) */
1580 if (breakpoint->length == 4) {
1581 retval = target_write_memory(target,
1582 breakpoint->address & 0xFFFFFFFE,
1583 4, 1, breakpoint->orig_instr);
1584 if (retval != ERROR_OK)
1587 retval = target_write_memory(target,
1588 breakpoint->address & 0xFFFFFFFE,
1589 2, 1, breakpoint->orig_instr);
1590 if (retval != ERROR_OK)
1594 /* update i-cache at breakpoint location */
1595 armv7a_l1_d_cache_inval_virt(target, breakpoint->address,
1596 breakpoint->length);
1597 armv7a_l1_i_cache_inval_virt(target, breakpoint->address,
1598 breakpoint->length);
1600 breakpoint->set = 0;
1605 static int cortex_a_add_breakpoint(struct target *target,
1606 struct breakpoint *breakpoint)
1608 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1610 if ((breakpoint->type == BKPT_HARD) && (cortex_a->brp_num_available < 1)) {
1611 LOG_INFO("no hardware breakpoint available");
1612 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1615 if (breakpoint->type == BKPT_HARD)
1616 cortex_a->brp_num_available--;
1618 return cortex_a_set_breakpoint(target, breakpoint, 0x00); /* Exact match */
1621 static int cortex_a_add_context_breakpoint(struct target *target,
1622 struct breakpoint *breakpoint)
1624 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1626 if ((breakpoint->type == BKPT_HARD) && (cortex_a->brp_num_available < 1)) {
1627 LOG_INFO("no hardware breakpoint available");
1628 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1631 if (breakpoint->type == BKPT_HARD)
1632 cortex_a->brp_num_available--;
1634 return cortex_a_set_context_breakpoint(target, breakpoint, 0x02); /* asid match */
1637 static int cortex_a_add_hybrid_breakpoint(struct target *target,
1638 struct breakpoint *breakpoint)
1640 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1642 if ((breakpoint->type == BKPT_HARD) && (cortex_a->brp_num_available < 1)) {
1643 LOG_INFO("no hardware breakpoint available");
1644 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1647 if (breakpoint->type == BKPT_HARD)
1648 cortex_a->brp_num_available--;
1650 return cortex_a_set_hybrid_breakpoint(target, breakpoint); /* ??? */
1654 static int cortex_a_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
1656 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1659 /* It is perfectly possible to remove breakpoints while the target is running */
1660 if (target->state != TARGET_HALTED) {
1661 LOG_WARNING("target not halted");
1662 return ERROR_TARGET_NOT_HALTED;
1666 if (breakpoint->set) {
1667 cortex_a_unset_breakpoint(target, breakpoint);
1668 if (breakpoint->type == BKPT_HARD)
1669 cortex_a->brp_num_available++;
1677 * Sets a watchpoint for an Cortex-A target in one of the watchpoint units. It is
1678 * considered a bug to call this function when there are no available watchpoint
1681 * @param target Pointer to an Cortex-A target to set a watchpoint on
1682 * @param watchpoint Pointer to the watchpoint to be set
1683 * @return Error status if watchpoint set fails or the result of executing the
1686 static int cortex_a_set_watchpoint(struct target *target, struct watchpoint *watchpoint)
1688 int retval = ERROR_OK;
1692 uint8_t address_mask;
1693 uint8_t byte_address_select;
1694 uint8_t load_store_access_control = 0x3;
1695 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1696 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1697 struct cortex_a_wrp *wrp_list = cortex_a->wrp_list;
1699 if (watchpoint->set) {
1700 LOG_WARNING("watchpoint already set");
1704 /* check available context WRPs */
1705 while (wrp_list[wrp_i].used && (wrp_i < cortex_a->wrp_num))
1708 if (wrp_i >= cortex_a->wrp_num) {
1709 LOG_ERROR("ERROR Can not find free Watchpoint Register Pair");
1713 if (watchpoint->length == 0 || watchpoint->length > 0x80000000U ||
1714 (watchpoint->length & (watchpoint->length - 1))) {
1715 LOG_WARNING("watchpoint length must be a power of 2");
1719 if (watchpoint->address & (watchpoint->length - 1)) {
1720 LOG_WARNING("watchpoint address must be aligned at length");
1724 /* FIXME: ARM DDI 0406C: address_mask is optional. What to do if it's missing? */
1725 /* handle wp length 1 and 2 through byte select */
1726 switch (watchpoint->length) {
1728 byte_address_select = BIT(watchpoint->address & 0x3);
1729 address = watchpoint->address & ~0x3;
1734 byte_address_select = 0x03 << (watchpoint->address & 0x2);
1735 address = watchpoint->address & ~0x3;
1740 byte_address_select = 0x0f;
1741 address = watchpoint->address;
1746 byte_address_select = 0xff;
1747 address = watchpoint->address;
1748 address_mask = ilog2(watchpoint->length);
1752 watchpoint->set = wrp_i + 1;
1753 control = (address_mask << 24) |
1754 (byte_address_select << 5) |
1755 (load_store_access_control << 3) |
1757 wrp_list[wrp_i].used = true;
1758 wrp_list[wrp_i].value = address;
1759 wrp_list[wrp_i].control = control;
1761 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1762 + CPUDBG_WVR_BASE + 4 * wrp_list[wrp_i].wrpn,
1763 wrp_list[wrp_i].value);
1764 if (retval != ERROR_OK)
1767 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1768 + CPUDBG_WCR_BASE + 4 * wrp_list[wrp_i].wrpn,
1769 wrp_list[wrp_i].control);
1770 if (retval != ERROR_OK)
1773 LOG_DEBUG("wp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, wrp_i,
1774 wrp_list[wrp_i].control,
1775 wrp_list[wrp_i].value);
1781 * Unset an existing watchpoint and clear the used watchpoint unit.
1783 * @param target Pointer to the target to have the watchpoint removed
1784 * @param watchpoint Pointer to the watchpoint to be removed
1785 * @return Error status while trying to unset the watchpoint or the result of
1786 * executing the JTAG queue
1788 static int cortex_a_unset_watchpoint(struct target *target, struct watchpoint *watchpoint)
1791 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1792 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1793 struct cortex_a_wrp *wrp_list = cortex_a->wrp_list;
1795 if (!watchpoint->set) {
1796 LOG_WARNING("watchpoint not set");
1800 int wrp_i = watchpoint->set - 1;
1801 if (wrp_i < 0 || wrp_i >= cortex_a->wrp_num) {
1802 LOG_DEBUG("Invalid WRP number in watchpoint");
1805 LOG_DEBUG("wrp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, wrp_i,
1806 wrp_list[wrp_i].control, wrp_list[wrp_i].value);
1807 wrp_list[wrp_i].used = false;
1808 wrp_list[wrp_i].value = 0;
1809 wrp_list[wrp_i].control = 0;
1810 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1811 + CPUDBG_WCR_BASE + 4 * wrp_list[wrp_i].wrpn,
1812 wrp_list[wrp_i].control);
1813 if (retval != ERROR_OK)
1815 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1816 + CPUDBG_WVR_BASE + 4 * wrp_list[wrp_i].wrpn,
1817 wrp_list[wrp_i].value);
1818 if (retval != ERROR_OK)
1820 watchpoint->set = 0;
1826 * Add a watchpoint to an Cortex-A target. If there are no watchpoint units
1827 * available, an error response is returned.
1829 * @param target Pointer to the Cortex-A target to add a watchpoint to
1830 * @param watchpoint Pointer to the watchpoint to be added
1831 * @return Error status while trying to add the watchpoint
1833 static int cortex_a_add_watchpoint(struct target *target, struct watchpoint *watchpoint)
1835 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1837 if (cortex_a->wrp_num_available < 1) {
1838 LOG_INFO("no hardware watchpoint available");
1839 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1842 int retval = cortex_a_set_watchpoint(target, watchpoint);
1843 if (retval != ERROR_OK)
1846 cortex_a->wrp_num_available--;
1851 * Remove a watchpoint from an Cortex-A target. The watchpoint will be unset and
1852 * the used watchpoint unit will be reopened.
1854 * @param target Pointer to the target to remove a watchpoint from
1855 * @param watchpoint Pointer to the watchpoint to be removed
1856 * @return Result of trying to unset the watchpoint
1858 static int cortex_a_remove_watchpoint(struct target *target, struct watchpoint *watchpoint)
1860 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1862 if (watchpoint->set) {
1863 cortex_a->wrp_num_available++;
1864 cortex_a_unset_watchpoint(target, watchpoint);
1871 * Cortex-A Reset functions
1874 static int cortex_a_assert_reset(struct target *target)
1876 struct armv7a_common *armv7a = target_to_armv7a(target);
1880 /* FIXME when halt is requested, make it work somehow... */
1882 /* This function can be called in "target not examined" state */
1884 /* Issue some kind of warm reset. */
1885 if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT))
1886 target_handle_event(target, TARGET_EVENT_RESET_ASSERT);
1887 else if (jtag_get_reset_config() & RESET_HAS_SRST) {
1888 /* REVISIT handle "pulls" cases, if there's
1889 * hardware that needs them to work.
1893 * FIXME: fix reset when transport is not JTAG. This is a temporary
1894 * work-around for release v0.10 that is not intended to stay!
1896 if (!transport_is_jtag() ||
1897 (target->reset_halt && (jtag_get_reset_config() & RESET_SRST_NO_GATING)))
1898 adapter_assert_reset();
1901 LOG_ERROR("%s: how to reset?", target_name(target));
1905 /* registers are now invalid */
1906 if (target_was_examined(target))
1907 register_cache_invalidate(armv7a->arm.core_cache);
1909 target->state = TARGET_RESET;
1914 static int cortex_a_deassert_reset(struct target *target)
1916 struct armv7a_common *armv7a = target_to_armv7a(target);
1921 /* be certain SRST is off */
1922 adapter_deassert_reset();
1924 if (target_was_examined(target)) {
1925 retval = cortex_a_poll(target);
1926 if (retval != ERROR_OK)
1930 if (target->reset_halt) {
1931 if (target->state != TARGET_HALTED) {
1932 LOG_WARNING("%s: ran after reset and before halt ...",
1933 target_name(target));
1934 if (target_was_examined(target)) {
1935 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1936 armv7a->debug_base + CPUDBG_DRCR, DRCR_HALT);
1937 if (retval != ERROR_OK)
1940 target->state = TARGET_UNKNOWN;
1947 static int cortex_a_set_dcc_mode(struct target *target, uint32_t mode, uint32_t *dscr)
1949 /* Changes the mode of the DCC between non-blocking, stall, and fast mode.
1950 * New desired mode must be in mode. Current value of DSCR must be in
1951 * *dscr, which is updated with new value.
1953 * This function elides actually sending the mode-change over the debug
1954 * interface if the mode is already set as desired.
1956 uint32_t new_dscr = (*dscr & ~DSCR_EXT_DCC_MASK) | mode;
1957 if (new_dscr != *dscr) {
1958 struct armv7a_common *armv7a = target_to_armv7a(target);
1959 int retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1960 armv7a->debug_base + CPUDBG_DSCR, new_dscr);
1961 if (retval == ERROR_OK)
1969 static int cortex_a_wait_dscr_bits(struct target *target, uint32_t mask,
1970 uint32_t value, uint32_t *dscr)
1972 /* Waits until the specified bit(s) of DSCR take on a specified value. */
1973 struct armv7a_common *armv7a = target_to_armv7a(target);
1977 if ((*dscr & mask) == value)
1980 then = timeval_ms();
1982 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1983 armv7a->debug_base + CPUDBG_DSCR, dscr);
1984 if (retval != ERROR_OK) {
1985 LOG_ERROR("Could not read DSCR register");
1988 if ((*dscr & mask) == value)
1990 if (timeval_ms() > then + 1000) {
1991 LOG_ERROR("timeout waiting for DSCR bit change");
1998 static int cortex_a_read_copro(struct target *target, uint32_t opcode,
1999 uint32_t *data, uint32_t *dscr)
2002 struct armv7a_common *armv7a = target_to_armv7a(target);
2004 /* Move from coprocessor to R0. */
2005 retval = cortex_a_exec_opcode(target, opcode, dscr);
2006 if (retval != ERROR_OK)
2009 /* Move from R0 to DTRTX. */
2010 retval = cortex_a_exec_opcode(target, ARMV4_5_MCR(14, 0, 0, 0, 5, 0), dscr);
2011 if (retval != ERROR_OK)
2014 /* Wait until DTRTX is full (according to ARMv7-A/-R architecture
2015 * manual section C8.4.3, checking InstrCmpl_l is not sufficient; one
2016 * must also check TXfull_l). Most of the time this will be free
2017 * because TXfull_l will be set immediately and cached in dscr. */
2018 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRTX_FULL_LATCHED,
2019 DSCR_DTRTX_FULL_LATCHED, dscr);
2020 if (retval != ERROR_OK)
2023 /* Read the value transferred to DTRTX. */
2024 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2025 armv7a->debug_base + CPUDBG_DTRTX, data);
2026 if (retval != ERROR_OK)
2032 static int cortex_a_read_dfar_dfsr(struct target *target, uint32_t *dfar,
2033 uint32_t *dfsr, uint32_t *dscr)
2038 retval = cortex_a_read_copro(target, ARMV4_5_MRC(15, 0, 0, 6, 0, 0), dfar, dscr);
2039 if (retval != ERROR_OK)
2044 retval = cortex_a_read_copro(target, ARMV4_5_MRC(15, 0, 0, 5, 0, 0), dfsr, dscr);
2045 if (retval != ERROR_OK)
2052 static int cortex_a_write_copro(struct target *target, uint32_t opcode,
2053 uint32_t data, uint32_t *dscr)
2056 struct armv7a_common *armv7a = target_to_armv7a(target);
2058 /* Write the value into DTRRX. */
2059 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2060 armv7a->debug_base + CPUDBG_DTRRX, data);
2061 if (retval != ERROR_OK)
2064 /* Move from DTRRX to R0. */
2065 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), dscr);
2066 if (retval != ERROR_OK)
2069 /* Move from R0 to coprocessor. */
2070 retval = cortex_a_exec_opcode(target, opcode, dscr);
2071 if (retval != ERROR_OK)
2074 /* Wait until DTRRX is empty (according to ARMv7-A/-R architecture manual
2075 * section C8.4.3, checking InstrCmpl_l is not sufficient; one must also
2076 * check RXfull_l). Most of the time this will be free because RXfull_l
2077 * will be cleared immediately and cached in dscr. */
2078 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRRX_FULL_LATCHED, 0, dscr);
2079 if (retval != ERROR_OK)
2085 static int cortex_a_write_dfar_dfsr(struct target *target, uint32_t dfar,
2086 uint32_t dfsr, uint32_t *dscr)
2090 retval = cortex_a_write_copro(target, ARMV4_5_MCR(15, 0, 0, 6, 0, 0), dfar, dscr);
2091 if (retval != ERROR_OK)
2094 retval = cortex_a_write_copro(target, ARMV4_5_MCR(15, 0, 0, 5, 0, 0), dfsr, dscr);
2095 if (retval != ERROR_OK)
2101 static int cortex_a_dfsr_to_error_code(uint32_t dfsr)
2103 uint32_t status, upper4;
2105 if (dfsr & (1 << 9)) {
2107 status = dfsr & 0x3f;
2108 upper4 = status >> 2;
2109 if (upper4 == 1 || upper4 == 2 || upper4 == 3 || upper4 == 15)
2110 return ERROR_TARGET_TRANSLATION_FAULT;
2111 else if (status == 33)
2112 return ERROR_TARGET_UNALIGNED_ACCESS;
2114 return ERROR_TARGET_DATA_ABORT;
2116 /* Normal format. */
2117 status = ((dfsr >> 6) & 0x10) | (dfsr & 0xf);
2119 return ERROR_TARGET_UNALIGNED_ACCESS;
2120 else if (status == 5 || status == 7 || status == 3 || status == 6 ||
2121 status == 9 || status == 11 || status == 13 || status == 15)
2122 return ERROR_TARGET_TRANSLATION_FAULT;
2124 return ERROR_TARGET_DATA_ABORT;
2128 static int cortex_a_write_cpu_memory_slow(struct target *target,
2129 uint32_t size, uint32_t count, const uint8_t *buffer, uint32_t *dscr)
2131 /* Writes count objects of size size from *buffer. Old value of DSCR must
2132 * be in *dscr; updated to new value. This is slow because it works for
2133 * non-word-sized objects. Avoid unaligned accesses as they do not work
2134 * on memory address space without "Normal" attribute. If size == 4 and
2135 * the address is aligned, cortex_a_write_cpu_memory_fast should be
2138 * - Address is in R0.
2139 * - R0 is marked dirty.
2141 struct armv7a_common *armv7a = target_to_armv7a(target);
2142 struct arm *arm = &armv7a->arm;
2145 /* Mark register R1 as dirty, to use for transferring data. */
2146 arm_reg_current(arm, 1)->dirty = true;
2148 /* Switch to non-blocking mode if not already in that mode. */
2149 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2150 if (retval != ERROR_OK)
2153 /* Go through the objects. */
2155 /* Write the value to store into DTRRX. */
2156 uint32_t data, opcode;
2160 data = target_buffer_get_u16(target, buffer);
2162 data = target_buffer_get_u32(target, buffer);
2163 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2164 armv7a->debug_base + CPUDBG_DTRRX, data);
2165 if (retval != ERROR_OK)
2168 /* Transfer the value from DTRRX to R1. */
2169 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 1, 0, 5, 0), dscr);
2170 if (retval != ERROR_OK)
2173 /* Write the value transferred to R1 into memory. */
2175 opcode = ARMV4_5_STRB_IP(1, 0);
2177 opcode = ARMV4_5_STRH_IP(1, 0);
2179 opcode = ARMV4_5_STRW_IP(1, 0);
2180 retval = cortex_a_exec_opcode(target, opcode, dscr);
2181 if (retval != ERROR_OK)
2184 /* Check for faults and return early. */
2185 if (*dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE))
2186 return ERROR_OK; /* A data fault is not considered a system failure. */
2188 /* Wait until DTRRX is empty (according to ARMv7-A/-R architecture
2189 * manual section C8.4.3, checking InstrCmpl_l is not sufficient; one
2190 * must also check RXfull_l). Most of the time this will be free
2191 * because RXfull_l will be cleared immediately and cached in dscr. */
2192 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRRX_FULL_LATCHED, 0, dscr);
2193 if (retval != ERROR_OK)
2204 static int cortex_a_write_cpu_memory_fast(struct target *target,
2205 uint32_t count, const uint8_t *buffer, uint32_t *dscr)
2207 /* Writes count objects of size 4 from *buffer. Old value of DSCR must be
2208 * in *dscr; updated to new value. This is fast but only works for
2209 * word-sized objects at aligned addresses.
2211 * - Address is in R0 and must be a multiple of 4.
2212 * - R0 is marked dirty.
2214 struct armv7a_common *armv7a = target_to_armv7a(target);
2217 /* Switch to fast mode if not already in that mode. */
2218 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_FAST_MODE, dscr);
2219 if (retval != ERROR_OK)
2222 /* Latch STC instruction. */
2223 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2224 armv7a->debug_base + CPUDBG_ITR, ARMV4_5_STC(0, 1, 0, 1, 14, 5, 0, 4));
2225 if (retval != ERROR_OK)
2228 /* Transfer all the data and issue all the instructions. */
2229 return mem_ap_write_buf_noincr(armv7a->debug_ap, buffer,
2230 4, count, armv7a->debug_base + CPUDBG_DTRRX);
2233 static int cortex_a_write_cpu_memory(struct target *target,
2234 uint32_t address, uint32_t size,
2235 uint32_t count, const uint8_t *buffer)
2237 /* Write memory through the CPU. */
2238 int retval, final_retval;
2239 struct armv7a_common *armv7a = target_to_armv7a(target);
2240 struct arm *arm = &armv7a->arm;
2241 uint32_t dscr, orig_dfar, orig_dfsr, fault_dscr, fault_dfar, fault_dfsr;
2243 LOG_DEBUG("Writing CPU memory address 0x%" PRIx32 " size %" PRIu32 " count %" PRIu32,
2244 address, size, count);
2245 if (target->state != TARGET_HALTED) {
2246 LOG_WARNING("target not halted");
2247 return ERROR_TARGET_NOT_HALTED;
2253 /* Clear any abort. */
2254 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2255 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2256 if (retval != ERROR_OK)
2260 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2261 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2262 if (retval != ERROR_OK)
2265 /* Switch to non-blocking mode if not already in that mode. */
2266 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2267 if (retval != ERROR_OK)
2270 /* Mark R0 as dirty. */
2271 arm_reg_current(arm, 0)->dirty = true;
2273 /* Read DFAR and DFSR, as they will be modified in the event of a fault. */
2274 retval = cortex_a_read_dfar_dfsr(target, &orig_dfar, &orig_dfsr, &dscr);
2275 if (retval != ERROR_OK)
2278 /* Get the memory address into R0. */
2279 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2280 armv7a->debug_base + CPUDBG_DTRRX, address);
2281 if (retval != ERROR_OK)
2283 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), &dscr);
2284 if (retval != ERROR_OK)
2287 if (size == 4 && (address % 4) == 0) {
2288 /* We are doing a word-aligned transfer, so use fast mode. */
2289 retval = cortex_a_write_cpu_memory_fast(target, count, buffer, &dscr);
2291 /* Use slow path. Adjust size for aligned accesses */
2292 switch (address % 4) {
2307 retval = cortex_a_write_cpu_memory_slow(target, size, count, buffer, &dscr);
2311 final_retval = retval;
2313 /* Switch to non-blocking mode if not already in that mode. */
2314 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2315 if (final_retval == ERROR_OK)
2316 final_retval = retval;
2318 /* Wait for last issued instruction to complete. */
2319 retval = cortex_a_wait_instrcmpl(target, &dscr, true);
2320 if (final_retval == ERROR_OK)
2321 final_retval = retval;
2323 /* Wait until DTRRX is empty (according to ARMv7-A/-R architecture manual
2324 * section C8.4.3, checking InstrCmpl_l is not sufficient; one must also
2325 * check RXfull_l). Most of the time this will be free because RXfull_l
2326 * will be cleared immediately and cached in dscr. However, don't do this
2327 * if there is fault, because then the instruction might not have completed
2329 if (!(dscr & DSCR_STICKY_ABORT_PRECISE)) {
2330 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRRX_FULL_LATCHED, 0, &dscr);
2331 if (retval != ERROR_OK)
2335 /* If there were any sticky abort flags, clear them. */
2336 if (dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE)) {
2338 mem_ap_write_atomic_u32(armv7a->debug_ap,
2339 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2340 dscr &= ~(DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE);
2345 /* Handle synchronous data faults. */
2346 if (fault_dscr & DSCR_STICKY_ABORT_PRECISE) {
2347 if (final_retval == ERROR_OK) {
2348 /* Final return value will reflect cause of fault. */
2349 retval = cortex_a_read_dfar_dfsr(target, &fault_dfar, &fault_dfsr, &dscr);
2350 if (retval == ERROR_OK) {
2351 LOG_ERROR("data abort at 0x%08" PRIx32 ", dfsr = 0x%08" PRIx32, fault_dfar, fault_dfsr);
2352 final_retval = cortex_a_dfsr_to_error_code(fault_dfsr);
2354 final_retval = retval;
2356 /* Fault destroyed DFAR/DFSR; restore them. */
2357 retval = cortex_a_write_dfar_dfsr(target, orig_dfar, orig_dfsr, &dscr);
2358 if (retval != ERROR_OK)
2359 LOG_ERROR("error restoring dfar/dfsr - dscr = 0x%08" PRIx32, dscr);
2362 /* Handle asynchronous data faults. */
2363 if (fault_dscr & DSCR_STICKY_ABORT_IMPRECISE) {
2364 if (final_retval == ERROR_OK)
2365 /* No other error has been recorded so far, so keep this one. */
2366 final_retval = ERROR_TARGET_DATA_ABORT;
2369 /* If the DCC is nonempty, clear it. */
2370 if (dscr & DSCR_DTRTX_FULL_LATCHED) {
2372 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2373 armv7a->debug_base + CPUDBG_DTRTX, &dummy);
2374 if (final_retval == ERROR_OK)
2375 final_retval = retval;
2377 if (dscr & DSCR_DTRRX_FULL_LATCHED) {
2378 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 1, 0, 5, 0), &dscr);
2379 if (final_retval == ERROR_OK)
2380 final_retval = retval;
2384 return final_retval;
2387 static int cortex_a_read_cpu_memory_slow(struct target *target,
2388 uint32_t size, uint32_t count, uint8_t *buffer, uint32_t *dscr)
2390 /* Reads count objects of size size into *buffer. Old value of DSCR must be
2391 * in *dscr; updated to new value. This is slow because it works for
2392 * non-word-sized objects. Avoid unaligned accesses as they do not work
2393 * on memory address space without "Normal" attribute. If size == 4 and
2394 * the address is aligned, cortex_a_read_cpu_memory_fast should be
2397 * - Address is in R0.
2398 * - R0 is marked dirty.
2400 struct armv7a_common *armv7a = target_to_armv7a(target);
2401 struct arm *arm = &armv7a->arm;
2404 /* Mark register R1 as dirty, to use for transferring data. */
2405 arm_reg_current(arm, 1)->dirty = true;
2407 /* Switch to non-blocking mode if not already in that mode. */
2408 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2409 if (retval != ERROR_OK)
2412 /* Go through the objects. */
2414 /* Issue a load of the appropriate size to R1. */
2415 uint32_t opcode, data;
2417 opcode = ARMV4_5_LDRB_IP(1, 0);
2419 opcode = ARMV4_5_LDRH_IP(1, 0);
2421 opcode = ARMV4_5_LDRW_IP(1, 0);
2422 retval = cortex_a_exec_opcode(target, opcode, dscr);
2423 if (retval != ERROR_OK)
2426 /* Issue a write of R1 to DTRTX. */
2427 retval = cortex_a_exec_opcode(target, ARMV4_5_MCR(14, 0, 1, 0, 5, 0), dscr);
2428 if (retval != ERROR_OK)
2431 /* Check for faults and return early. */
2432 if (*dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE))
2433 return ERROR_OK; /* A data fault is not considered a system failure. */
2435 /* Wait until DTRTX is full (according to ARMv7-A/-R architecture
2436 * manual section C8.4.3, checking InstrCmpl_l is not sufficient; one
2437 * must also check TXfull_l). Most of the time this will be free
2438 * because TXfull_l will be set immediately and cached in dscr. */
2439 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRTX_FULL_LATCHED,
2440 DSCR_DTRTX_FULL_LATCHED, dscr);
2441 if (retval != ERROR_OK)
2444 /* Read the value transferred to DTRTX into the buffer. */
2445 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2446 armv7a->debug_base + CPUDBG_DTRTX, &data);
2447 if (retval != ERROR_OK)
2450 *buffer = (uint8_t) data;
2452 target_buffer_set_u16(target, buffer, (uint16_t) data);
2454 target_buffer_set_u32(target, buffer, data);
2464 static int cortex_a_read_cpu_memory_fast(struct target *target,
2465 uint32_t count, uint8_t *buffer, uint32_t *dscr)
2467 /* Reads count objects of size 4 into *buffer. Old value of DSCR must be in
2468 * *dscr; updated to new value. This is fast but only works for word-sized
2469 * objects at aligned addresses.
2471 * - Address is in R0 and must be a multiple of 4.
2472 * - R0 is marked dirty.
2474 struct armv7a_common *armv7a = target_to_armv7a(target);
2478 /* Switch to non-blocking mode if not already in that mode. */
2479 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2480 if (retval != ERROR_OK)
2483 /* Issue the LDC instruction via a write to ITR. */
2484 retval = cortex_a_exec_opcode(target, ARMV4_5_LDC(0, 1, 0, 1, 14, 5, 0, 4), dscr);
2485 if (retval != ERROR_OK)
2491 /* Switch to fast mode if not already in that mode. */
2492 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_FAST_MODE, dscr);
2493 if (retval != ERROR_OK)
2496 /* Latch LDC instruction. */
2497 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2498 armv7a->debug_base + CPUDBG_ITR, ARMV4_5_LDC(0, 1, 0, 1, 14, 5, 0, 4));
2499 if (retval != ERROR_OK)
2502 /* Read the value transferred to DTRTX into the buffer. Due to fast
2503 * mode rules, this blocks until the instruction finishes executing and
2504 * then reissues the read instruction to read the next word from
2505 * memory. The last read of DTRTX in this call reads the second-to-last
2506 * word from memory and issues the read instruction for the last word.
2508 retval = mem_ap_read_buf_noincr(armv7a->debug_ap, buffer,
2509 4, count, armv7a->debug_base + CPUDBG_DTRTX);
2510 if (retval != ERROR_OK)
2514 buffer += count * 4;
2517 /* Wait for last issued instruction to complete. */
2518 retval = cortex_a_wait_instrcmpl(target, dscr, false);
2519 if (retval != ERROR_OK)
2522 /* Switch to non-blocking mode if not already in that mode. */
2523 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2524 if (retval != ERROR_OK)
2527 /* Check for faults and return early. */
2528 if (*dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE))
2529 return ERROR_OK; /* A data fault is not considered a system failure. */
2531 /* Wait until DTRTX is full (according to ARMv7-A/-R architecture manual
2532 * section C8.4.3, checking InstrCmpl_l is not sufficient; one must also
2533 * check TXfull_l). Most of the time this will be free because TXfull_l
2534 * will be set immediately and cached in dscr. */
2535 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRTX_FULL_LATCHED,
2536 DSCR_DTRTX_FULL_LATCHED, dscr);
2537 if (retval != ERROR_OK)
2540 /* Read the value transferred to DTRTX into the buffer. This is the last
2542 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2543 armv7a->debug_base + CPUDBG_DTRTX, &u32);
2544 if (retval != ERROR_OK)
2546 target_buffer_set_u32(target, buffer, u32);
2551 static int cortex_a_read_cpu_memory(struct target *target,
2552 uint32_t address, uint32_t size,
2553 uint32_t count, uint8_t *buffer)
2555 /* Read memory through the CPU. */
2556 int retval, final_retval;
2557 struct armv7a_common *armv7a = target_to_armv7a(target);
2558 struct arm *arm = &armv7a->arm;
2559 uint32_t dscr, orig_dfar, orig_dfsr, fault_dscr, fault_dfar, fault_dfsr;
2561 LOG_DEBUG("Reading CPU memory address 0x%" PRIx32 " size %" PRIu32 " count %" PRIu32,
2562 address, size, count);
2563 if (target->state != TARGET_HALTED) {
2564 LOG_WARNING("target not halted");
2565 return ERROR_TARGET_NOT_HALTED;
2571 /* Clear any abort. */
2572 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2573 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2574 if (retval != ERROR_OK)
2578 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2579 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2580 if (retval != ERROR_OK)
2583 /* Switch to non-blocking mode if not already in that mode. */
2584 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2585 if (retval != ERROR_OK)
2588 /* Mark R0 as dirty. */
2589 arm_reg_current(arm, 0)->dirty = true;
2591 /* Read DFAR and DFSR, as they will be modified in the event of a fault. */
2592 retval = cortex_a_read_dfar_dfsr(target, &orig_dfar, &orig_dfsr, &dscr);
2593 if (retval != ERROR_OK)
2596 /* Get the memory address into R0. */
2597 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2598 armv7a->debug_base + CPUDBG_DTRRX, address);
2599 if (retval != ERROR_OK)
2601 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), &dscr);
2602 if (retval != ERROR_OK)
2605 if (size == 4 && (address % 4) == 0) {
2606 /* We are doing a word-aligned transfer, so use fast mode. */
2607 retval = cortex_a_read_cpu_memory_fast(target, count, buffer, &dscr);
2609 /* Use slow path. Adjust size for aligned accesses */
2610 switch (address % 4) {
2626 retval = cortex_a_read_cpu_memory_slow(target, size, count, buffer, &dscr);
2630 final_retval = retval;
2632 /* Switch to non-blocking mode if not already in that mode. */
2633 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2634 if (final_retval == ERROR_OK)
2635 final_retval = retval;
2637 /* Wait for last issued instruction to complete. */
2638 retval = cortex_a_wait_instrcmpl(target, &dscr, true);
2639 if (final_retval == ERROR_OK)
2640 final_retval = retval;
2642 /* If there were any sticky abort flags, clear them. */
2643 if (dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE)) {
2645 mem_ap_write_atomic_u32(armv7a->debug_ap,
2646 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2647 dscr &= ~(DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE);
2652 /* Handle synchronous data faults. */
2653 if (fault_dscr & DSCR_STICKY_ABORT_PRECISE) {
2654 if (final_retval == ERROR_OK) {
2655 /* Final return value will reflect cause of fault. */
2656 retval = cortex_a_read_dfar_dfsr(target, &fault_dfar, &fault_dfsr, &dscr);
2657 if (retval == ERROR_OK) {
2658 LOG_ERROR("data abort at 0x%08" PRIx32 ", dfsr = 0x%08" PRIx32, fault_dfar, fault_dfsr);
2659 final_retval = cortex_a_dfsr_to_error_code(fault_dfsr);
2661 final_retval = retval;
2663 /* Fault destroyed DFAR/DFSR; restore them. */
2664 retval = cortex_a_write_dfar_dfsr(target, orig_dfar, orig_dfsr, &dscr);
2665 if (retval != ERROR_OK)
2666 LOG_ERROR("error restoring dfar/dfsr - dscr = 0x%08" PRIx32, dscr);
2669 /* Handle asynchronous data faults. */
2670 if (fault_dscr & DSCR_STICKY_ABORT_IMPRECISE) {
2671 if (final_retval == ERROR_OK)
2672 /* No other error has been recorded so far, so keep this one. */
2673 final_retval = ERROR_TARGET_DATA_ABORT;
2676 /* If the DCC is nonempty, clear it. */
2677 if (dscr & DSCR_DTRTX_FULL_LATCHED) {
2679 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2680 armv7a->debug_base + CPUDBG_DTRTX, &dummy);
2681 if (final_retval == ERROR_OK)
2682 final_retval = retval;
2684 if (dscr & DSCR_DTRRX_FULL_LATCHED) {
2685 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 1, 0, 5, 0), &dscr);
2686 if (final_retval == ERROR_OK)
2687 final_retval = retval;
2691 return final_retval;
2696 * Cortex-A Memory access
2698 * This is same Cortex-M3 but we must also use the correct
2699 * ap number for every access.
2702 static int cortex_a_read_phys_memory(struct target *target,
2703 target_addr_t address, uint32_t size,
2704 uint32_t count, uint8_t *buffer)
2708 if (!count || !buffer)
2709 return ERROR_COMMAND_SYNTAX_ERROR;
2711 LOG_DEBUG("Reading memory at real address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2712 address, size, count);
2714 /* read memory through the CPU */
2715 cortex_a_prep_memaccess(target, 1);
2716 retval = cortex_a_read_cpu_memory(target, address, size, count, buffer);
2717 cortex_a_post_memaccess(target, 1);
2722 static int cortex_a_read_memory(struct target *target, target_addr_t address,
2723 uint32_t size, uint32_t count, uint8_t *buffer)
2727 /* cortex_a handles unaligned memory access */
2728 LOG_DEBUG("Reading memory at address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2729 address, size, count);
2731 cortex_a_prep_memaccess(target, 0);
2732 retval = cortex_a_read_cpu_memory(target, address, size, count, buffer);
2733 cortex_a_post_memaccess(target, 0);
2738 static int cortex_a_write_phys_memory(struct target *target,
2739 target_addr_t address, uint32_t size,
2740 uint32_t count, const uint8_t *buffer)
2744 if (!count || !buffer)
2745 return ERROR_COMMAND_SYNTAX_ERROR;
2747 LOG_DEBUG("Writing memory to real address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2748 address, size, count);
2750 /* write memory through the CPU */
2751 cortex_a_prep_memaccess(target, 1);
2752 retval = cortex_a_write_cpu_memory(target, address, size, count, buffer);
2753 cortex_a_post_memaccess(target, 1);
2758 static int cortex_a_write_memory(struct target *target, target_addr_t address,
2759 uint32_t size, uint32_t count, const uint8_t *buffer)
2763 /* cortex_a handles unaligned memory access */
2764 LOG_DEBUG("Writing memory at address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2765 address, size, count);
2767 /* memory writes bypass the caches, must flush before writing */
2768 armv7a_cache_auto_flush_on_write(target, address, size * count);
2770 cortex_a_prep_memaccess(target, 0);
2771 retval = cortex_a_write_cpu_memory(target, address, size, count, buffer);
2772 cortex_a_post_memaccess(target, 0);
2776 static int cortex_a_read_buffer(struct target *target, target_addr_t address,
2777 uint32_t count, uint8_t *buffer)
2781 /* Align up to maximum 4 bytes. The loop condition makes sure the next pass
2782 * will have something to do with the size we leave to it. */
2783 for (size = 1; size < 4 && count >= size * 2 + (address & size); size *= 2) {
2784 if (address & size) {
2785 int retval = target_read_memory(target, address, size, 1, buffer);
2786 if (retval != ERROR_OK)
2794 /* Read the data with as large access size as possible. */
2795 for (; size > 0; size /= 2) {
2796 uint32_t aligned = count - count % size;
2798 int retval = target_read_memory(target, address, size, aligned / size, buffer);
2799 if (retval != ERROR_OK)
2810 static int cortex_a_write_buffer(struct target *target, target_addr_t address,
2811 uint32_t count, const uint8_t *buffer)
2815 /* Align up to maximum 4 bytes. The loop condition makes sure the next pass
2816 * will have something to do with the size we leave to it. */
2817 for (size = 1; size < 4 && count >= size * 2 + (address & size); size *= 2) {
2818 if (address & size) {
2819 int retval = target_write_memory(target, address, size, 1, buffer);
2820 if (retval != ERROR_OK)
2828 /* Write the data with as large access size as possible. */
2829 for (; size > 0; size /= 2) {
2830 uint32_t aligned = count - count % size;
2832 int retval = target_write_memory(target, address, size, aligned / size, buffer);
2833 if (retval != ERROR_OK)
2844 static int cortex_a_handle_target_request(void *priv)
2846 struct target *target = priv;
2847 struct armv7a_common *armv7a = target_to_armv7a(target);
2850 if (!target_was_examined(target))
2852 if (!target->dbg_msg_enabled)
2855 if (target->state == TARGET_RUNNING) {
2858 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2859 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2861 /* check if we have data */
2862 int64_t then = timeval_ms();
2863 while ((dscr & DSCR_DTR_TX_FULL) && (retval == ERROR_OK)) {
2864 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2865 armv7a->debug_base + CPUDBG_DTRTX, &request);
2866 if (retval == ERROR_OK) {
2867 target_request(target, request);
2868 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2869 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2871 if (timeval_ms() > then + 1000) {
2872 LOG_ERROR("Timeout waiting for dtr tx full");
2882 * Cortex-A target information and configuration
2885 static int cortex_a_examine_first(struct target *target)
2887 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
2888 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
2889 struct adiv5_dap *swjdp = armv7a->arm.dap;
2890 struct adiv5_private_config *pc = target->private_config;
2893 int retval = ERROR_OK;
2894 uint32_t didr, cpuid, dbg_osreg, dbg_idpfr1;
2896 if (pc->ap_num == DP_APSEL_INVALID) {
2897 /* Search for the APB-AP - it is needed for access to debug registers */
2898 retval = dap_find_ap(swjdp, AP_TYPE_APB_AP, &armv7a->debug_ap);
2899 if (retval != ERROR_OK) {
2900 LOG_ERROR("Could not find APB-AP for debug access");
2904 armv7a->debug_ap = dap_ap(swjdp, pc->ap_num);
2907 retval = mem_ap_init(armv7a->debug_ap);
2908 if (retval != ERROR_OK) {
2909 LOG_ERROR("Could not initialize the APB-AP");
2913 armv7a->debug_ap->memaccess_tck = 80;
2915 if (!target->dbgbase_set) {
2916 target_addr_t dbgbase;
2917 /* Get ROM Table base */
2919 int32_t coreidx = target->coreid;
2920 LOG_DEBUG("%s's dbgbase is not set, trying to detect using the ROM table",
2922 retval = dap_get_debugbase(armv7a->debug_ap, &dbgbase, &apid);
2923 if (retval != ERROR_OK)
2925 /* Lookup Processor DAP */
2926 retval = dap_lookup_cs_component(armv7a->debug_ap, dbgbase, ARM_CS_C9_DEVTYPE_CORE_DEBUG,
2927 &armv7a->debug_base, &coreidx);
2928 if (retval != ERROR_OK) {
2929 LOG_ERROR("Can't detect %s's dbgbase from the ROM table; you need to specify it explicitly.",
2933 LOG_DEBUG("Detected core %" PRId32 " dbgbase: " TARGET_ADDR_FMT,
2934 target->coreid, armv7a->debug_base);
2936 armv7a->debug_base = target->dbgbase;
2938 if ((armv7a->debug_base & (1UL<<31)) == 0)
2939 LOG_WARNING("Debug base address for target %s has bit 31 set to 0. Access to debug registers will likely fail!\n"
2940 "Please fix the target configuration.", target_name(target));
2942 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2943 armv7a->debug_base + CPUDBG_DIDR, &didr);
2944 if (retval != ERROR_OK) {
2945 LOG_DEBUG("Examine %s failed", "DIDR");
2949 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2950 armv7a->debug_base + CPUDBG_CPUID, &cpuid);
2951 if (retval != ERROR_OK) {
2952 LOG_DEBUG("Examine %s failed", "CPUID");
2956 LOG_DEBUG("didr = 0x%08" PRIx32, didr);
2957 LOG_DEBUG("cpuid = 0x%08" PRIx32, cpuid);
2959 cortex_a->didr = didr;
2960 cortex_a->cpuid = cpuid;
2962 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2963 armv7a->debug_base + CPUDBG_PRSR, &dbg_osreg);
2964 if (retval != ERROR_OK)
2966 LOG_DEBUG("target->coreid %" PRId32 " DBGPRSR 0x%" PRIx32, target->coreid, dbg_osreg);
2968 if ((dbg_osreg & PRSR_POWERUP_STATUS) == 0) {
2969 LOG_ERROR("target->coreid %" PRId32 " powered down!", target->coreid);
2970 target->state = TARGET_UNKNOWN; /* TARGET_NO_POWER? */
2971 return ERROR_TARGET_INIT_FAILED;
2974 if (dbg_osreg & PRSR_STICKY_RESET_STATUS)
2975 LOG_DEBUG("target->coreid %" PRId32 " was reset!", target->coreid);
2977 /* Read DBGOSLSR and check if OSLK is implemented */
2978 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2979 armv7a->debug_base + CPUDBG_OSLSR, &dbg_osreg);
2980 if (retval != ERROR_OK)
2982 LOG_DEBUG("target->coreid %" PRId32 " DBGOSLSR 0x%" PRIx32, target->coreid, dbg_osreg);
2984 /* check if OS Lock is implemented */
2985 if ((dbg_osreg & OSLSR_OSLM) == OSLSR_OSLM0 || (dbg_osreg & OSLSR_OSLM) == OSLSR_OSLM1) {
2986 /* check if OS Lock is set */
2987 if (dbg_osreg & OSLSR_OSLK) {
2988 LOG_DEBUG("target->coreid %" PRId32 " OSLock set! Trying to unlock", target->coreid);
2990 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2991 armv7a->debug_base + CPUDBG_OSLAR,
2993 if (retval == ERROR_OK)
2994 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2995 armv7a->debug_base + CPUDBG_OSLSR, &dbg_osreg);
2997 /* if we fail to access the register or cannot reset the OSLK bit, bail out */
2998 if (retval != ERROR_OK || (dbg_osreg & OSLSR_OSLK) != 0) {
2999 LOG_ERROR("target->coreid %" PRId32 " OSLock sticky, core not powered?",
3001 target->state = TARGET_UNKNOWN; /* TARGET_NO_POWER? */
3002 return ERROR_TARGET_INIT_FAILED;
3007 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
3008 armv7a->debug_base + CPUDBG_ID_PFR1, &dbg_idpfr1);
3009 if (retval != ERROR_OK)
3012 if (dbg_idpfr1 & 0x000000f0) {
3013 LOG_DEBUG("target->coreid %" PRId32 " has security extensions",
3015 armv7a->arm.core_type = ARM_CORE_TYPE_SEC_EXT;
3017 if (dbg_idpfr1 & 0x0000f000) {
3018 LOG_DEBUG("target->coreid %" PRId32 " has virtualization extensions",
3021 * overwrite and simplify the checks.
3022 * virtualization extensions require implementation of security extension
3024 armv7a->arm.core_type = ARM_CORE_TYPE_VIRT_EXT;
3027 /* Avoid recreating the registers cache */
3028 if (!target_was_examined(target)) {
3029 retval = cortex_a_dpm_setup(cortex_a, didr);
3030 if (retval != ERROR_OK)
3034 /* Setup Breakpoint Register Pairs */
3035 cortex_a->brp_num = ((didr >> 24) & 0x0F) + 1;
3036 cortex_a->brp_num_context = ((didr >> 20) & 0x0F) + 1;
3037 cortex_a->brp_num_available = cortex_a->brp_num;
3038 free(cortex_a->brp_list);
3039 cortex_a->brp_list = calloc(cortex_a->brp_num, sizeof(struct cortex_a_brp));
3040 /* cortex_a->brb_enabled = ????; */
3041 for (i = 0; i < cortex_a->brp_num; i++) {
3042 cortex_a->brp_list[i].used = false;
3043 if (i < (cortex_a->brp_num-cortex_a->brp_num_context))
3044 cortex_a->brp_list[i].type = BRP_NORMAL;
3046 cortex_a->brp_list[i].type = BRP_CONTEXT;
3047 cortex_a->brp_list[i].value = 0;
3048 cortex_a->brp_list[i].control = 0;
3049 cortex_a->brp_list[i].brpn = i;
3052 LOG_DEBUG("Configured %i hw breakpoints", cortex_a->brp_num);
3054 /* Setup Watchpoint Register Pairs */
3055 cortex_a->wrp_num = ((didr >> 28) & 0x0F) + 1;
3056 cortex_a->wrp_num_available = cortex_a->wrp_num;
3057 free(cortex_a->wrp_list);
3058 cortex_a->wrp_list = calloc(cortex_a->wrp_num, sizeof(struct cortex_a_wrp));
3059 for (i = 0; i < cortex_a->wrp_num; i++) {
3060 cortex_a->wrp_list[i].used = false;
3061 cortex_a->wrp_list[i].value = 0;
3062 cortex_a->wrp_list[i].control = 0;
3063 cortex_a->wrp_list[i].wrpn = i;
3066 LOG_DEBUG("Configured %i hw watchpoints", cortex_a->wrp_num);
3068 /* select debug_ap as default */
3069 swjdp->apsel = armv7a->debug_ap->ap_num;
3071 target_set_examined(target);
3075 static int cortex_a_examine(struct target *target)
3077 int retval = ERROR_OK;
3079 /* Reestablish communication after target reset */
3080 retval = cortex_a_examine_first(target);
3082 /* Configure core debug access */
3083 if (retval == ERROR_OK)
3084 retval = cortex_a_init_debug_access(target);
3090 * Cortex-A target creation and initialization
3093 static int cortex_a_init_target(struct command_context *cmd_ctx,
3094 struct target *target)
3096 /* examine_first() does a bunch of this */
3097 arm_semihosting_init(target);
3101 static int cortex_a_init_arch_info(struct target *target,
3102 struct cortex_a_common *cortex_a, struct adiv5_dap *dap)
3104 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
3106 /* Setup struct cortex_a_common */
3107 cortex_a->common_magic = CORTEX_A_COMMON_MAGIC;
3108 armv7a->arm.dap = dap;
3110 /* register arch-specific functions */
3111 armv7a->examine_debug_reason = NULL;
3113 armv7a->post_debug_entry = cortex_a_post_debug_entry;
3115 armv7a->pre_restore_context = NULL;
3117 armv7a->armv7a_mmu.read_physical_memory = cortex_a_read_phys_memory;
3120 /* arm7_9->handle_target_request = cortex_a_handle_target_request; */
3122 /* REVISIT v7a setup should be in a v7a-specific routine */
3123 armv7a_init_arch_info(target, armv7a);
3124 target_register_timer_callback(cortex_a_handle_target_request, 1,
3125 TARGET_TIMER_TYPE_PERIODIC, target);
3130 static int cortex_a_target_create(struct target *target, Jim_Interp *interp)
3132 struct cortex_a_common *cortex_a;
3133 struct adiv5_private_config *pc;
3135 if (!target->private_config)
3138 pc = (struct adiv5_private_config *)target->private_config;
3140 cortex_a = calloc(1, sizeof(struct cortex_a_common));
3142 LOG_ERROR("Out of memory");
3145 cortex_a->common_magic = CORTEX_A_COMMON_MAGIC;
3146 cortex_a->armv7a_common.is_armv7r = false;
3147 cortex_a->armv7a_common.arm.arm_vfp_version = ARM_VFP_V3;
3149 return cortex_a_init_arch_info(target, cortex_a, pc->dap);
3152 static int cortex_r4_target_create(struct target *target, Jim_Interp *interp)
3154 struct cortex_a_common *cortex_a;
3155 struct adiv5_private_config *pc;
3157 pc = (struct adiv5_private_config *)target->private_config;
3158 if (adiv5_verify_config(pc) != ERROR_OK)
3161 cortex_a = calloc(1, sizeof(struct cortex_a_common));
3163 LOG_ERROR("Out of memory");
3166 cortex_a->common_magic = CORTEX_A_COMMON_MAGIC;
3167 cortex_a->armv7a_common.is_armv7r = true;
3169 return cortex_a_init_arch_info(target, cortex_a, pc->dap);
3172 static void cortex_a_deinit_target(struct target *target)
3174 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
3175 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
3176 struct arm_dpm *dpm = &armv7a->dpm;
3180 if (target_was_examined(target)) {
3181 /* Disable halt for breakpoint, watchpoint and vector catch */
3182 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
3183 armv7a->debug_base + CPUDBG_DSCR, &dscr);
3184 if (retval == ERROR_OK)
3185 mem_ap_write_atomic_u32(armv7a->debug_ap,
3186 armv7a->debug_base + CPUDBG_DSCR,
3187 dscr & ~DSCR_HALT_DBG_MODE);
3190 free(cortex_a->wrp_list);
3191 free(cortex_a->brp_list);
3192 arm_free_reg_cache(dpm->arm);
3195 free(target->private_config);
3199 static int cortex_a_mmu(struct target *target, int *enabled)
3201 struct armv7a_common *armv7a = target_to_armv7a(target);
3203 if (target->state != TARGET_HALTED) {
3204 LOG_ERROR("%s: target not halted", __func__);
3205 return ERROR_TARGET_INVALID;
3208 if (armv7a->is_armv7r)
3211 *enabled = target_to_cortex_a(target)->armv7a_common.armv7a_mmu.mmu_enabled;
3216 static int cortex_a_virt2phys(struct target *target,
3217 target_addr_t virt, target_addr_t *phys)
3220 int mmu_enabled = 0;
3223 * If the MMU was not enabled at debug entry, there is no
3224 * way of knowing if there was ever a valid configuration
3225 * for it and thus it's not safe to enable it. In this case,
3226 * just return the virtual address as physical.
3228 cortex_a_mmu(target, &mmu_enabled);
3234 /* mmu must be enable in order to get a correct translation */
3235 retval = cortex_a_mmu_modify(target, 1);
3236 if (retval != ERROR_OK)
3238 return armv7a_mmu_translate_va_pa(target, (uint32_t)virt,
3242 COMMAND_HANDLER(cortex_a_handle_cache_info_command)
3244 struct target *target = get_current_target(CMD_CTX);
3245 struct armv7a_common *armv7a = target_to_armv7a(target);
3247 return armv7a_handle_cache_info_command(CMD,
3248 &armv7a->armv7a_mmu.armv7a_cache);
3252 COMMAND_HANDLER(cortex_a_handle_dbginit_command)
3254 struct target *target = get_current_target(CMD_CTX);
3255 if (!target_was_examined(target)) {
3256 LOG_ERROR("target not examined yet");
3260 return cortex_a_init_debug_access(target);
3263 COMMAND_HANDLER(handle_cortex_a_mask_interrupts_command)
3265 struct target *target = get_current_target(CMD_CTX);
3266 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
3268 static const struct jim_nvp nvp_maskisr_modes[] = {
3269 { .name = "off", .value = CORTEX_A_ISRMASK_OFF },
3270 { .name = "on", .value = CORTEX_A_ISRMASK_ON },
3271 { .name = NULL, .value = -1 },
3273 const struct jim_nvp *n;
3276 n = jim_nvp_name2value_simple(nvp_maskisr_modes, CMD_ARGV[0]);
3278 LOG_ERROR("Unknown parameter: %s - should be off or on", CMD_ARGV[0]);
3279 return ERROR_COMMAND_SYNTAX_ERROR;
3282 cortex_a->isrmasking_mode = n->value;
3285 n = jim_nvp_value2name_simple(nvp_maskisr_modes, cortex_a->isrmasking_mode);
3286 command_print(CMD, "cortex_a interrupt mask %s", n->name);
3291 COMMAND_HANDLER(handle_cortex_a_dacrfixup_command)
3293 struct target *target = get_current_target(CMD_CTX);
3294 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
3296 static const struct jim_nvp nvp_dacrfixup_modes[] = {
3297 { .name = "off", .value = CORTEX_A_DACRFIXUP_OFF },
3298 { .name = "on", .value = CORTEX_A_DACRFIXUP_ON },
3299 { .name = NULL, .value = -1 },
3301 const struct jim_nvp *n;
3304 n = jim_nvp_name2value_simple(nvp_dacrfixup_modes, CMD_ARGV[0]);
3306 return ERROR_COMMAND_SYNTAX_ERROR;
3307 cortex_a->dacrfixup_mode = n->value;
3311 n = jim_nvp_value2name_simple(nvp_dacrfixup_modes, cortex_a->dacrfixup_mode);
3312 command_print(CMD, "cortex_a domain access control fixup %s", n->name);
3317 static const struct command_registration cortex_a_exec_command_handlers[] = {
3319 .name = "cache_info",
3320 .handler = cortex_a_handle_cache_info_command,
3321 .mode = COMMAND_EXEC,
3322 .help = "display information about target caches",
3327 .handler = cortex_a_handle_dbginit_command,
3328 .mode = COMMAND_EXEC,
3329 .help = "Initialize core debug",
3334 .handler = handle_cortex_a_mask_interrupts_command,
3335 .mode = COMMAND_ANY,
3336 .help = "mask cortex_a interrupts",
3337 .usage = "['on'|'off']",
3340 .name = "dacrfixup",
3341 .handler = handle_cortex_a_dacrfixup_command,
3342 .mode = COMMAND_ANY,
3343 .help = "set domain access control (DACR) to all-manager "
3345 .usage = "['on'|'off']",
3348 .chain = armv7a_mmu_command_handlers,
3351 .chain = smp_command_handlers,
3354 COMMAND_REGISTRATION_DONE
3356 static const struct command_registration cortex_a_command_handlers[] = {
3358 .chain = arm_command_handlers,
3361 .chain = armv7a_command_handlers,
3365 .mode = COMMAND_ANY,
3366 .help = "Cortex-A command group",
3368 .chain = cortex_a_exec_command_handlers,
3370 COMMAND_REGISTRATION_DONE
3373 struct target_type cortexa_target = {
3376 .poll = cortex_a_poll,
3377 .arch_state = armv7a_arch_state,
3379 .halt = cortex_a_halt,
3380 .resume = cortex_a_resume,
3381 .step = cortex_a_step,
3383 .assert_reset = cortex_a_assert_reset,
3384 .deassert_reset = cortex_a_deassert_reset,
3386 /* REVISIT allow exporting VFP3 registers ... */
3387 .get_gdb_arch = arm_get_gdb_arch,
3388 .get_gdb_reg_list = arm_get_gdb_reg_list,
3390 .read_memory = cortex_a_read_memory,
3391 .write_memory = cortex_a_write_memory,
3393 .read_buffer = cortex_a_read_buffer,
3394 .write_buffer = cortex_a_write_buffer,
3396 .checksum_memory = arm_checksum_memory,
3397 .blank_check_memory = arm_blank_check_memory,
3399 .run_algorithm = armv4_5_run_algorithm,
3401 .add_breakpoint = cortex_a_add_breakpoint,
3402 .add_context_breakpoint = cortex_a_add_context_breakpoint,
3403 .add_hybrid_breakpoint = cortex_a_add_hybrid_breakpoint,
3404 .remove_breakpoint = cortex_a_remove_breakpoint,
3405 .add_watchpoint = cortex_a_add_watchpoint,
3406 .remove_watchpoint = cortex_a_remove_watchpoint,
3408 .commands = cortex_a_command_handlers,
3409 .target_create = cortex_a_target_create,
3410 .target_jim_configure = adiv5_jim_configure,
3411 .init_target = cortex_a_init_target,
3412 .examine = cortex_a_examine,
3413 .deinit_target = cortex_a_deinit_target,
3415 .read_phys_memory = cortex_a_read_phys_memory,
3416 .write_phys_memory = cortex_a_write_phys_memory,
3417 .mmu = cortex_a_mmu,
3418 .virt2phys = cortex_a_virt2phys,
3421 static const struct command_registration cortex_r4_exec_command_handlers[] = {
3424 .handler = cortex_a_handle_dbginit_command,
3425 .mode = COMMAND_EXEC,
3426 .help = "Initialize core debug",
3431 .handler = handle_cortex_a_mask_interrupts_command,
3432 .mode = COMMAND_EXEC,
3433 .help = "mask cortex_r4 interrupts",
3434 .usage = "['on'|'off']",
3437 COMMAND_REGISTRATION_DONE
3439 static const struct command_registration cortex_r4_command_handlers[] = {
3441 .chain = arm_command_handlers,
3444 .name = "cortex_r4",
3445 .mode = COMMAND_ANY,
3446 .help = "Cortex-R4 command group",
3448 .chain = cortex_r4_exec_command_handlers,
3450 COMMAND_REGISTRATION_DONE
3453 struct target_type cortexr4_target = {
3454 .name = "cortex_r4",
3456 .poll = cortex_a_poll,
3457 .arch_state = armv7a_arch_state,
3459 .halt = cortex_a_halt,
3460 .resume = cortex_a_resume,
3461 .step = cortex_a_step,
3463 .assert_reset = cortex_a_assert_reset,
3464 .deassert_reset = cortex_a_deassert_reset,
3466 /* REVISIT allow exporting VFP3 registers ... */
3467 .get_gdb_arch = arm_get_gdb_arch,
3468 .get_gdb_reg_list = arm_get_gdb_reg_list,
3470 .read_memory = cortex_a_read_phys_memory,
3471 .write_memory = cortex_a_write_phys_memory,
3473 .checksum_memory = arm_checksum_memory,
3474 .blank_check_memory = arm_blank_check_memory,
3476 .run_algorithm = armv4_5_run_algorithm,
3478 .add_breakpoint = cortex_a_add_breakpoint,
3479 .add_context_breakpoint = cortex_a_add_context_breakpoint,
3480 .add_hybrid_breakpoint = cortex_a_add_hybrid_breakpoint,
3481 .remove_breakpoint = cortex_a_remove_breakpoint,
3482 .add_watchpoint = cortex_a_add_watchpoint,
3483 .remove_watchpoint = cortex_a_remove_watchpoint,
3485 .commands = cortex_r4_command_handlers,
3486 .target_create = cortex_r4_target_create,
3487 .target_jim_configure = adiv5_jim_configure,
3488 .init_target = cortex_a_init_target,
3489 .examine = cortex_a_examine,
3490 .deinit_target = cortex_a_deinit_target,