1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2009 by Dirk Behme *
12 * dirk.behme@gmail.com - copy from cortex_m3 *
14 * Copyright (C) 2010 Øyvind Harboe *
15 * oyvind.harboe@zylin.com *
17 * Copyright (C) ST-Ericsson SA 2011 *
18 * michel.jaouen@stericsson.com : smp minimum support *
20 * Copyright (C) Broadcom 2012 *
21 * ehunter@broadcom.com : Cortex-R4 support *
23 * Copyright (C) 2013 Kamal Dasu *
24 * kdasu.kdev@gmail.com *
26 * Copyright (C) 2016 Chengyu Zheng *
27 * chengyu.zheng@polimi.it : watchpoint support *
29 * This program is free software; you can redistribute it and/or modify *
30 * it under the terms of the GNU General Public License as published by *
31 * the Free Software Foundation; either version 2 of the License, or *
32 * (at your option) any later version. *
34 * This program is distributed in the hope that it will be useful, *
35 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
36 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
37 * GNU General Public License for more details. *
39 * You should have received a copy of the GNU General Public License *
40 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
42 * Cortex-A8(tm) TRM, ARM DDI 0344H *
43 * Cortex-A9(tm) TRM, ARM DDI 0407F *
44 * Cortex-A4(tm) TRM, ARM DDI 0363E *
45 * Cortex-A15(tm)TRM, ARM DDI 0438C *
47 ***************************************************************************/
53 #include "breakpoints.h"
56 #include "armv7a_mmu.h"
57 #include "target_request.h"
58 #include "target_type.h"
59 #include "arm_opcodes.h"
60 #include "arm_semihosting.h"
61 #include "jtag/interface.h"
62 #include "transport/transport.h"
64 #include <helper/time_support.h>
66 static int cortex_a_poll(struct target *target);
67 static int cortex_a_debug_entry(struct target *target);
68 static int cortex_a_restore_context(struct target *target, bool bpwp);
69 static int cortex_a_set_breakpoint(struct target *target,
70 struct breakpoint *breakpoint, uint8_t matchmode);
71 static int cortex_a_set_context_breakpoint(struct target *target,
72 struct breakpoint *breakpoint, uint8_t matchmode);
73 static int cortex_a_set_hybrid_breakpoint(struct target *target,
74 struct breakpoint *breakpoint);
75 static int cortex_a_unset_breakpoint(struct target *target,
76 struct breakpoint *breakpoint);
77 static int cortex_a_wait_dscr_bits(struct target *target, uint32_t mask,
78 uint32_t value, uint32_t *dscr);
79 static int cortex_a_mmu(struct target *target, int *enabled);
80 static int cortex_a_mmu_modify(struct target *target, int enable);
81 static int cortex_a_virt2phys(struct target *target,
82 target_addr_t virt, target_addr_t *phys);
83 static int cortex_a_read_cpu_memory(struct target *target,
84 uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer);
86 static unsigned int ilog2(unsigned int x)
97 /* restore cp15_control_reg at resume */
98 static int cortex_a_restore_cp15_control_reg(struct target *target)
100 int retval = ERROR_OK;
101 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
102 struct armv7a_common *armv7a = target_to_armv7a(target);
104 if (cortex_a->cp15_control_reg != cortex_a->cp15_control_reg_curr) {
105 cortex_a->cp15_control_reg_curr = cortex_a->cp15_control_reg;
106 /* LOG_INFO("cp15_control_reg: %8.8" PRIx32, cortex_a->cp15_control_reg); */
107 retval = armv7a->arm.mcr(target, 15,
110 cortex_a->cp15_control_reg);
116 * Set up ARM core for memory access.
117 * If !phys_access, switch to SVC mode and make sure MMU is on
118 * If phys_access, switch off mmu
120 static int cortex_a_prep_memaccess(struct target *target, int phys_access)
122 struct armv7a_common *armv7a = target_to_armv7a(target);
123 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
126 if (phys_access == 0) {
127 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_SVC);
128 cortex_a_mmu(target, &mmu_enabled);
130 cortex_a_mmu_modify(target, 1);
131 if (cortex_a->dacrfixup_mode == CORTEX_A_DACRFIXUP_ON) {
132 /* overwrite DACR to all-manager */
133 armv7a->arm.mcr(target, 15,
138 cortex_a_mmu(target, &mmu_enabled);
140 cortex_a_mmu_modify(target, 0);
146 * Restore ARM core after memory access.
147 * If !phys_access, switch to previous mode
148 * If phys_access, restore MMU setting
150 static int cortex_a_post_memaccess(struct target *target, int phys_access)
152 struct armv7a_common *armv7a = target_to_armv7a(target);
153 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
155 if (phys_access == 0) {
156 if (cortex_a->dacrfixup_mode == CORTEX_A_DACRFIXUP_ON) {
158 armv7a->arm.mcr(target, 15,
160 cortex_a->cp15_dacr_reg);
162 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_ANY);
165 cortex_a_mmu(target, &mmu_enabled);
167 cortex_a_mmu_modify(target, 1);
173 /* modify cp15_control_reg in order to enable or disable mmu for :
174 * - virt2phys address conversion
175 * - read or write memory in phys or virt address */
176 static int cortex_a_mmu_modify(struct target *target, int enable)
178 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
179 struct armv7a_common *armv7a = target_to_armv7a(target);
180 int retval = ERROR_OK;
184 /* if mmu enabled at target stop and mmu not enable */
185 if (!(cortex_a->cp15_control_reg & 0x1U)) {
186 LOG_ERROR("trying to enable mmu on target stopped with mmu disable");
189 if ((cortex_a->cp15_control_reg_curr & 0x1U) == 0) {
190 cortex_a->cp15_control_reg_curr |= 0x1U;
194 if ((cortex_a->cp15_control_reg_curr & 0x1U) == 0x1U) {
195 cortex_a->cp15_control_reg_curr &= ~0x1U;
201 LOG_DEBUG("%s, writing cp15 ctrl: %" PRIx32,
202 enable ? "enable mmu" : "disable mmu",
203 cortex_a->cp15_control_reg_curr);
205 retval = armv7a->arm.mcr(target, 15,
208 cortex_a->cp15_control_reg_curr);
214 * Cortex-A Basic debug access, very low level assumes state is saved
216 static int cortex_a_init_debug_access(struct target *target)
218 struct armv7a_common *armv7a = target_to_armv7a(target);
222 /* lock memory-mapped access to debug registers to prevent
223 * software interference */
224 retval = mem_ap_write_u32(armv7a->debug_ap,
225 armv7a->debug_base + CPUDBG_LOCKACCESS, 0);
226 if (retval != ERROR_OK)
229 /* Disable cacheline fills and force cache write-through in debug state */
230 retval = mem_ap_write_u32(armv7a->debug_ap,
231 armv7a->debug_base + CPUDBG_DSCCR, 0);
232 if (retval != ERROR_OK)
235 /* Disable TLB lookup and refill/eviction in debug state */
236 retval = mem_ap_write_u32(armv7a->debug_ap,
237 armv7a->debug_base + CPUDBG_DSMCR, 0);
238 if (retval != ERROR_OK)
241 retval = dap_run(armv7a->debug_ap->dap);
242 if (retval != ERROR_OK)
245 /* Enabling of instruction execution in debug mode is done in debug_entry code */
247 /* Resync breakpoint registers */
249 /* Enable halt for breakpoint, watchpoint and vector catch */
250 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
251 armv7a->debug_base + CPUDBG_DSCR, &dscr);
252 if (retval != ERROR_OK)
254 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
255 armv7a->debug_base + CPUDBG_DSCR, dscr | DSCR_HALT_DBG_MODE);
256 if (retval != ERROR_OK)
259 /* Since this is likely called from init or reset, update target state information*/
260 return cortex_a_poll(target);
263 static int cortex_a_wait_instrcmpl(struct target *target, uint32_t *dscr, bool force)
265 /* Waits until InstrCmpl_l becomes 1, indicating instruction is done.
266 * Writes final value of DSCR into *dscr. Pass force to force always
267 * reading DSCR at least once. */
268 struct armv7a_common *armv7a = target_to_armv7a(target);
272 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
273 armv7a->debug_base + CPUDBG_DSCR, dscr);
274 if (retval != ERROR_OK) {
275 LOG_ERROR("Could not read DSCR register");
280 retval = cortex_a_wait_dscr_bits(target, DSCR_INSTR_COMP, DSCR_INSTR_COMP, dscr);
281 if (retval != ERROR_OK)
282 LOG_ERROR("Error waiting for InstrCompl=1");
286 /* To reduce needless round-trips, pass in a pointer to the current
287 * DSCR value. Initialize it to zero if you just need to know the
288 * value on return from this function; or DSCR_INSTR_COMP if you
289 * happen to know that no instruction is pending.
291 static int cortex_a_exec_opcode(struct target *target,
292 uint32_t opcode, uint32_t *dscr_p)
296 struct armv7a_common *armv7a = target_to_armv7a(target);
298 dscr = dscr_p ? *dscr_p : 0;
300 LOG_DEBUG("exec opcode 0x%08" PRIx32, opcode);
302 /* Wait for InstrCompl bit to be set */
303 retval = cortex_a_wait_instrcmpl(target, dscr_p, false);
304 if (retval != ERROR_OK)
307 retval = mem_ap_write_u32(armv7a->debug_ap,
308 armv7a->debug_base + CPUDBG_ITR, opcode);
309 if (retval != ERROR_OK)
312 /* Wait for InstrCompl bit to be set */
313 retval = cortex_a_wait_instrcmpl(target, &dscr, true);
314 if (retval != ERROR_OK) {
315 LOG_ERROR("Error waiting for cortex_a_exec_opcode");
325 /* Write to memory mapped registers directly with no cache or mmu handling */
326 static int cortex_a_dap_write_memap_register_u32(struct target *target,
331 struct armv7a_common *armv7a = target_to_armv7a(target);
333 retval = mem_ap_write_atomic_u32(armv7a->debug_ap, address, value);
339 * Cortex-A implementation of Debug Programmer's Model
341 * NOTE the invariant: these routines return with DSCR_INSTR_COMP set,
342 * so there's no need to poll for it before executing an instruction.
344 * NOTE that in several of these cases the "stall" mode might be useful.
345 * It'd let us queue a few operations together... prepare/finish might
346 * be the places to enable/disable that mode.
349 static inline struct cortex_a_common *dpm_to_a(struct arm_dpm *dpm)
351 return container_of(dpm, struct cortex_a_common, armv7a_common.dpm);
354 static int cortex_a_write_dcc(struct cortex_a_common *a, uint32_t data)
356 LOG_DEBUG("write DCC 0x%08" PRIx32, data);
357 return mem_ap_write_u32(a->armv7a_common.debug_ap,
358 a->armv7a_common.debug_base + CPUDBG_DTRRX, data);
361 static int cortex_a_read_dcc(struct cortex_a_common *a, uint32_t *data,
364 uint32_t dscr = DSCR_INSTR_COMP;
370 /* Wait for DTRRXfull */
371 retval = cortex_a_wait_dscr_bits(a->armv7a_common.arm.target,
372 DSCR_DTR_TX_FULL, DSCR_DTR_TX_FULL, &dscr);
373 if (retval != ERROR_OK) {
374 LOG_ERROR("Error waiting for read dcc");
378 retval = mem_ap_read_atomic_u32(a->armv7a_common.debug_ap,
379 a->armv7a_common.debug_base + CPUDBG_DTRTX, data);
380 if (retval != ERROR_OK)
382 /* LOG_DEBUG("read DCC 0x%08" PRIx32, *data); */
390 static int cortex_a_dpm_prepare(struct arm_dpm *dpm)
392 struct cortex_a_common *a = dpm_to_a(dpm);
396 /* set up invariant: INSTR_COMP is set after ever DPM operation */
397 retval = cortex_a_wait_instrcmpl(dpm->arm->target, &dscr, true);
398 if (retval != ERROR_OK) {
399 LOG_ERROR("Error waiting for dpm prepare");
403 /* this "should never happen" ... */
404 if (dscr & DSCR_DTR_RX_FULL) {
405 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32, dscr);
407 retval = cortex_a_exec_opcode(
408 a->armv7a_common.arm.target,
409 ARMV4_5_MRC(14, 0, 0, 0, 5, 0),
411 if (retval != ERROR_OK)
418 static int cortex_a_dpm_finish(struct arm_dpm *dpm)
420 /* REVISIT what could be done here? */
424 static int cortex_a_instr_write_data_dcc(struct arm_dpm *dpm,
425 uint32_t opcode, uint32_t data)
427 struct cortex_a_common *a = dpm_to_a(dpm);
429 uint32_t dscr = DSCR_INSTR_COMP;
431 retval = cortex_a_write_dcc(a, data);
432 if (retval != ERROR_OK)
435 return cortex_a_exec_opcode(
436 a->armv7a_common.arm.target,
441 static int cortex_a_instr_write_data_rt_dcc(struct arm_dpm *dpm,
442 uint8_t rt, uint32_t data)
444 struct cortex_a_common *a = dpm_to_a(dpm);
445 uint32_t dscr = DSCR_INSTR_COMP;
449 return ERROR_TARGET_INVALID;
451 retval = cortex_a_write_dcc(a, data);
452 if (retval != ERROR_OK)
455 /* DCCRX to Rt, "MCR p14, 0, R0, c0, c5, 0", 0xEE000E15 */
456 return cortex_a_exec_opcode(
457 a->armv7a_common.arm.target,
458 ARMV4_5_MRC(14, 0, rt, 0, 5, 0),
462 static int cortex_a_instr_write_data_r0(struct arm_dpm *dpm,
463 uint32_t opcode, uint32_t data)
465 struct cortex_a_common *a = dpm_to_a(dpm);
466 uint32_t dscr = DSCR_INSTR_COMP;
469 retval = cortex_a_instr_write_data_rt_dcc(dpm, 0, data);
470 if (retval != ERROR_OK)
473 /* then the opcode, taking data from R0 */
474 retval = cortex_a_exec_opcode(
475 a->armv7a_common.arm.target,
482 static int cortex_a_instr_cpsr_sync(struct arm_dpm *dpm)
484 struct target *target = dpm->arm->target;
485 uint32_t dscr = DSCR_INSTR_COMP;
487 /* "Prefetch flush" after modifying execution status in CPSR */
488 return cortex_a_exec_opcode(target,
489 ARMV4_5_MCR(15, 0, 0, 7, 5, 4),
493 static int cortex_a_instr_read_data_dcc(struct arm_dpm *dpm,
494 uint32_t opcode, uint32_t *data)
496 struct cortex_a_common *a = dpm_to_a(dpm);
498 uint32_t dscr = DSCR_INSTR_COMP;
500 /* the opcode, writing data to DCC */
501 retval = cortex_a_exec_opcode(
502 a->armv7a_common.arm.target,
505 if (retval != ERROR_OK)
508 return cortex_a_read_dcc(a, data, &dscr);
511 static int cortex_a_instr_read_data_rt_dcc(struct arm_dpm *dpm,
512 uint8_t rt, uint32_t *data)
514 struct cortex_a_common *a = dpm_to_a(dpm);
515 uint32_t dscr = DSCR_INSTR_COMP;
519 return ERROR_TARGET_INVALID;
521 retval = cortex_a_exec_opcode(
522 a->armv7a_common.arm.target,
523 ARMV4_5_MCR(14, 0, rt, 0, 5, 0),
525 if (retval != ERROR_OK)
528 return cortex_a_read_dcc(a, data, &dscr);
531 static int cortex_a_instr_read_data_r0(struct arm_dpm *dpm,
532 uint32_t opcode, uint32_t *data)
534 struct cortex_a_common *a = dpm_to_a(dpm);
535 uint32_t dscr = DSCR_INSTR_COMP;
538 /* the opcode, writing data to R0 */
539 retval = cortex_a_exec_opcode(
540 a->armv7a_common.arm.target,
543 if (retval != ERROR_OK)
546 /* write R0 to DCC */
547 return cortex_a_instr_read_data_rt_dcc(dpm, 0, data);
550 static int cortex_a_bpwp_enable(struct arm_dpm *dpm, unsigned index_t,
551 uint32_t addr, uint32_t control)
553 struct cortex_a_common *a = dpm_to_a(dpm);
554 uint32_t vr = a->armv7a_common.debug_base;
555 uint32_t cr = a->armv7a_common.debug_base;
559 case 0 ... 15: /* breakpoints */
560 vr += CPUDBG_BVR_BASE;
561 cr += CPUDBG_BCR_BASE;
563 case 16 ... 31: /* watchpoints */
564 vr += CPUDBG_WVR_BASE;
565 cr += CPUDBG_WCR_BASE;
574 LOG_DEBUG("A: bpwp enable, vr %08x cr %08x",
575 (unsigned) vr, (unsigned) cr);
577 retval = cortex_a_dap_write_memap_register_u32(dpm->arm->target,
579 if (retval != ERROR_OK)
581 retval = cortex_a_dap_write_memap_register_u32(dpm->arm->target,
586 static int cortex_a_bpwp_disable(struct arm_dpm *dpm, unsigned index_t)
588 struct cortex_a_common *a = dpm_to_a(dpm);
593 cr = a->armv7a_common.debug_base + CPUDBG_BCR_BASE;
596 cr = a->armv7a_common.debug_base + CPUDBG_WCR_BASE;
604 LOG_DEBUG("A: bpwp disable, cr %08x", (unsigned) cr);
606 /* clear control register */
607 return cortex_a_dap_write_memap_register_u32(dpm->arm->target, cr, 0);
610 static int cortex_a_dpm_setup(struct cortex_a_common *a, uint32_t didr)
612 struct arm_dpm *dpm = &a->armv7a_common.dpm;
615 dpm->arm = &a->armv7a_common.arm;
618 dpm->prepare = cortex_a_dpm_prepare;
619 dpm->finish = cortex_a_dpm_finish;
621 dpm->instr_write_data_dcc = cortex_a_instr_write_data_dcc;
622 dpm->instr_write_data_r0 = cortex_a_instr_write_data_r0;
623 dpm->instr_cpsr_sync = cortex_a_instr_cpsr_sync;
625 dpm->instr_read_data_dcc = cortex_a_instr_read_data_dcc;
626 dpm->instr_read_data_r0 = cortex_a_instr_read_data_r0;
628 dpm->bpwp_enable = cortex_a_bpwp_enable;
629 dpm->bpwp_disable = cortex_a_bpwp_disable;
631 retval = arm_dpm_setup(dpm);
632 if (retval == ERROR_OK)
633 retval = arm_dpm_initialize(dpm);
637 static struct target *get_cortex_a(struct target *target, int32_t coreid)
639 struct target_list *head;
643 while (head != (struct target_list *)NULL) {
645 if ((curr->coreid == coreid) && (curr->state == TARGET_HALTED))
651 static int cortex_a_halt(struct target *target);
653 static int cortex_a_halt_smp(struct target *target)
656 struct target_list *head;
659 while (head != (struct target_list *)NULL) {
661 if ((curr != target) && (curr->state != TARGET_HALTED)
662 && target_was_examined(curr))
663 retval += cortex_a_halt(curr);
669 static int update_halt_gdb(struct target *target)
671 struct target *gdb_target = NULL;
672 struct target_list *head;
676 if (target->gdb_service && target->gdb_service->core[0] == -1) {
677 target->gdb_service->target = target;
678 target->gdb_service->core[0] = target->coreid;
679 retval += cortex_a_halt_smp(target);
682 if (target->gdb_service)
683 gdb_target = target->gdb_service->target;
685 foreach_smp_target(head, target->head) {
687 /* skip calling context */
690 if (!target_was_examined(curr))
692 /* skip targets that were already halted */
693 if (curr->state == TARGET_HALTED)
695 /* Skip gdb_target; it alerts GDB so has to be polled as last one */
696 if (curr == gdb_target)
699 /* avoid recursion in cortex_a_poll() */
705 /* after all targets were updated, poll the gdb serving target */
706 if (gdb_target != NULL && gdb_target != target)
707 cortex_a_poll(gdb_target);
712 * Cortex-A Run control
715 static int cortex_a_poll(struct target *target)
717 int retval = ERROR_OK;
719 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
720 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
721 enum target_state prev_target_state = target->state;
722 /* toggle to another core is done by gdb as follow */
723 /* maint packet J core_id */
725 /* the next polling trigger an halt event sent to gdb */
726 if ((target->state == TARGET_HALTED) && (target->smp) &&
727 (target->gdb_service) &&
728 (target->gdb_service->target == NULL)) {
729 target->gdb_service->target =
730 get_cortex_a(target, target->gdb_service->core[1]);
731 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
734 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
735 armv7a->debug_base + CPUDBG_DSCR, &dscr);
736 if (retval != ERROR_OK)
738 cortex_a->cpudbg_dscr = dscr;
740 if (DSCR_RUN_MODE(dscr) == (DSCR_CORE_HALTED | DSCR_CORE_RESTARTED)) {
741 if (prev_target_state != TARGET_HALTED) {
742 /* We have a halting debug event */
743 LOG_DEBUG("Target halted");
744 target->state = TARGET_HALTED;
746 retval = cortex_a_debug_entry(target);
747 if (retval != ERROR_OK)
751 retval = update_halt_gdb(target);
752 if (retval != ERROR_OK)
756 if (prev_target_state == TARGET_DEBUG_RUNNING) {
757 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
758 } else { /* prev_target_state is RUNNING, UNKNOWN or RESET */
759 if (arm_semihosting(target, &retval) != 0)
762 target_call_event_callbacks(target,
763 TARGET_EVENT_HALTED);
767 target->state = TARGET_RUNNING;
772 static int cortex_a_halt(struct target *target)
776 struct armv7a_common *armv7a = target_to_armv7a(target);
779 * Tell the core to be halted by writing DRCR with 0x1
780 * and then wait for the core to be halted.
782 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
783 armv7a->debug_base + CPUDBG_DRCR, DRCR_HALT);
784 if (retval != ERROR_OK)
787 dscr = 0; /* force read of dscr */
788 retval = cortex_a_wait_dscr_bits(target, DSCR_CORE_HALTED,
789 DSCR_CORE_HALTED, &dscr);
790 if (retval != ERROR_OK) {
791 LOG_ERROR("Error waiting for halt");
795 target->debug_reason = DBG_REASON_DBGRQ;
800 static int cortex_a_internal_restore(struct target *target, int current,
801 target_addr_t *address, int handle_breakpoints, int debug_execution)
803 struct armv7a_common *armv7a = target_to_armv7a(target);
804 struct arm *arm = &armv7a->arm;
808 if (!debug_execution)
809 target_free_all_working_areas(target);
812 if (debug_execution) {
813 /* Disable interrupts */
814 /* We disable interrupts in the PRIMASK register instead of
815 * masking with C_MASKINTS,
816 * This is probably the same issue as Cortex-M3 Errata 377493:
817 * C_MASKINTS in parallel with disabled interrupts can cause
818 * local faults to not be taken. */
819 buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_PRIMASK].value, 0, 32, 1);
820 armv7m->core_cache->reg_list[ARMV7M_PRIMASK].dirty = true;
821 armv7m->core_cache->reg_list[ARMV7M_PRIMASK].valid = true;
823 /* Make sure we are in Thumb mode */
824 buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32,
825 buf_get_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0,
827 armv7m->core_cache->reg_list[ARMV7M_xPSR].dirty = true;
828 armv7m->core_cache->reg_list[ARMV7M_xPSR].valid = true;
832 /* current = 1: continue on current pc, otherwise continue at <address> */
833 resume_pc = buf_get_u32(arm->pc->value, 0, 32);
835 resume_pc = *address;
837 *address = resume_pc;
839 /* Make sure that the Armv7 gdb thumb fixups does not
840 * kill the return address
842 switch (arm->core_state) {
844 resume_pc &= 0xFFFFFFFC;
846 case ARM_STATE_THUMB:
847 case ARM_STATE_THUMB_EE:
848 /* When the return address is loaded into PC
849 * bit 0 must be 1 to stay in Thumb state
853 case ARM_STATE_JAZELLE:
854 LOG_ERROR("How do I resume into Jazelle state??");
856 case ARM_STATE_AARCH64:
857 LOG_ERROR("Shouldn't be in AARCH64 state");
860 LOG_DEBUG("resume pc = 0x%08" PRIx32, resume_pc);
861 buf_set_u32(arm->pc->value, 0, 32, resume_pc);
862 arm->pc->dirty = true;
863 arm->pc->valid = true;
865 /* restore dpm_mode at system halt */
866 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_ANY);
867 /* called it now before restoring context because it uses cpu
868 * register r0 for restoring cp15 control register */
869 retval = cortex_a_restore_cp15_control_reg(target);
870 if (retval != ERROR_OK)
872 retval = cortex_a_restore_context(target, handle_breakpoints);
873 if (retval != ERROR_OK)
875 target->debug_reason = DBG_REASON_NOTHALTED;
876 target->state = TARGET_RUNNING;
878 /* registers are now invalid */
879 register_cache_invalidate(arm->core_cache);
882 /* the front-end may request us not to handle breakpoints */
883 if (handle_breakpoints) {
884 /* Single step past breakpoint at current address */
885 breakpoint = breakpoint_find(target, resume_pc);
887 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint->address);
888 cortex_m3_unset_breakpoint(target, breakpoint);
889 cortex_m3_single_step_core(target);
890 cortex_m3_set_breakpoint(target, breakpoint);
898 static int cortex_a_internal_restart(struct target *target)
900 struct armv7a_common *armv7a = target_to_armv7a(target);
901 struct arm *arm = &armv7a->arm;
905 * * Restart core and wait for it to be started. Clear ITRen and sticky
906 * * exception flags: see ARMv7 ARM, C5.9.
908 * REVISIT: for single stepping, we probably want to
909 * disable IRQs by default, with optional override...
912 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
913 armv7a->debug_base + CPUDBG_DSCR, &dscr);
914 if (retval != ERROR_OK)
917 if ((dscr & DSCR_INSTR_COMP) == 0)
918 LOG_ERROR("DSCR InstrCompl must be set before leaving debug!");
920 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
921 armv7a->debug_base + CPUDBG_DSCR, dscr & ~DSCR_ITR_EN);
922 if (retval != ERROR_OK)
925 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
926 armv7a->debug_base + CPUDBG_DRCR, DRCR_RESTART |
927 DRCR_CLEAR_EXCEPTIONS);
928 if (retval != ERROR_OK)
931 dscr = 0; /* force read of dscr */
932 retval = cortex_a_wait_dscr_bits(target, DSCR_CORE_RESTARTED,
933 DSCR_CORE_RESTARTED, &dscr);
934 if (retval != ERROR_OK) {
935 LOG_ERROR("Error waiting for resume");
939 target->debug_reason = DBG_REASON_NOTHALTED;
940 target->state = TARGET_RUNNING;
942 /* registers are now invalid */
943 register_cache_invalidate(arm->core_cache);
948 static int cortex_a_restore_smp(struct target *target, int handle_breakpoints)
951 struct target_list *head;
953 target_addr_t address;
955 while (head != (struct target_list *)NULL) {
957 if ((curr != target) && (curr->state != TARGET_RUNNING)
958 && target_was_examined(curr)) {
959 /* resume current address , not in step mode */
960 retval += cortex_a_internal_restore(curr, 1, &address,
961 handle_breakpoints, 0);
962 retval += cortex_a_internal_restart(curr);
970 static int cortex_a_resume(struct target *target, int current,
971 target_addr_t address, int handle_breakpoints, int debug_execution)
974 /* dummy resume for smp toggle in order to reduce gdb impact */
975 if ((target->smp) && (target->gdb_service->core[1] != -1)) {
976 /* simulate a start and halt of target */
977 target->gdb_service->target = NULL;
978 target->gdb_service->core[0] = target->gdb_service->core[1];
979 /* fake resume at next poll we play the target core[1], see poll*/
980 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
983 cortex_a_internal_restore(target, current, &address, handle_breakpoints, debug_execution);
985 target->gdb_service->core[0] = -1;
986 retval = cortex_a_restore_smp(target, handle_breakpoints);
987 if (retval != ERROR_OK)
990 cortex_a_internal_restart(target);
992 if (!debug_execution) {
993 target->state = TARGET_RUNNING;
994 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
995 LOG_DEBUG("target resumed at " TARGET_ADDR_FMT, address);
997 target->state = TARGET_DEBUG_RUNNING;
998 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
999 LOG_DEBUG("target debug resumed at " TARGET_ADDR_FMT, address);
1005 static int cortex_a_debug_entry(struct target *target)
1008 int retval = ERROR_OK;
1009 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1010 struct armv7a_common *armv7a = target_to_armv7a(target);
1011 struct arm *arm = &armv7a->arm;
1013 LOG_DEBUG("dscr = 0x%08" PRIx32, cortex_a->cpudbg_dscr);
1015 /* REVISIT surely we should not re-read DSCR !! */
1016 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1017 armv7a->debug_base + CPUDBG_DSCR, &dscr);
1018 if (retval != ERROR_OK)
1021 /* REVISIT see A TRM 12.11.4 steps 2..3 -- make sure that any
1022 * imprecise data aborts get discarded by issuing a Data
1023 * Synchronization Barrier: ARMV4_5_MCR(15, 0, 0, 7, 10, 4).
1026 /* Enable the ITR execution once we are in debug mode */
1027 dscr |= DSCR_ITR_EN;
1028 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1029 armv7a->debug_base + CPUDBG_DSCR, dscr);
1030 if (retval != ERROR_OK)
1033 /* Examine debug reason */
1034 arm_dpm_report_dscr(&armv7a->dpm, cortex_a->cpudbg_dscr);
1036 /* save address of instruction that triggered the watchpoint? */
1037 if (target->debug_reason == DBG_REASON_WATCHPOINT) {
1040 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1041 armv7a->debug_base + CPUDBG_WFAR,
1043 if (retval != ERROR_OK)
1045 arm_dpm_report_wfar(&armv7a->dpm, wfar);
1048 /* First load register accessible through core debug port */
1049 retval = arm_dpm_read_current_registers(&armv7a->dpm);
1050 if (retval != ERROR_OK)
1055 retval = arm_dpm_read_reg(&armv7a->dpm, arm->spsr, 17);
1056 if (retval != ERROR_OK)
1061 /* TODO, Move this */
1062 uint32_t cp15_control_register, cp15_cacr, cp15_nacr;
1063 cortex_a_read_cp(target, &cp15_control_register, 15, 0, 1, 0, 0);
1064 LOG_DEBUG("cp15_control_register = 0x%08x", cp15_control_register);
1066 cortex_a_read_cp(target, &cp15_cacr, 15, 0, 1, 0, 2);
1067 LOG_DEBUG("cp15 Coprocessor Access Control Register = 0x%08x", cp15_cacr);
1069 cortex_a_read_cp(target, &cp15_nacr, 15, 0, 1, 1, 2);
1070 LOG_DEBUG("cp15 Nonsecure Access Control Register = 0x%08x", cp15_nacr);
1073 /* Are we in an exception handler */
1074 /* armv4_5->exception_number = 0; */
1075 if (armv7a->post_debug_entry) {
1076 retval = armv7a->post_debug_entry(target);
1077 if (retval != ERROR_OK)
1084 static int cortex_a_post_debug_entry(struct target *target)
1086 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1087 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1090 /* MRC p15,0,<Rt>,c1,c0,0 ; Read CP15 System Control Register */
1091 retval = armv7a->arm.mrc(target, 15,
1092 0, 0, /* op1, op2 */
1093 1, 0, /* CRn, CRm */
1094 &cortex_a->cp15_control_reg);
1095 if (retval != ERROR_OK)
1097 LOG_DEBUG("cp15_control_reg: %8.8" PRIx32, cortex_a->cp15_control_reg);
1098 cortex_a->cp15_control_reg_curr = cortex_a->cp15_control_reg;
1100 if (!armv7a->is_armv7r)
1101 armv7a_read_ttbcr(target);
1103 if (armv7a->armv7a_mmu.armv7a_cache.info == -1)
1104 armv7a_identify_cache(target);
1106 if (armv7a->is_armv7r) {
1107 armv7a->armv7a_mmu.mmu_enabled = 0;
1109 armv7a->armv7a_mmu.mmu_enabled =
1110 (cortex_a->cp15_control_reg & 0x1U) ? 1 : 0;
1112 armv7a->armv7a_mmu.armv7a_cache.d_u_cache_enabled =
1113 (cortex_a->cp15_control_reg & 0x4U) ? 1 : 0;
1114 armv7a->armv7a_mmu.armv7a_cache.i_cache_enabled =
1115 (cortex_a->cp15_control_reg & 0x1000U) ? 1 : 0;
1116 cortex_a->curr_mode = armv7a->arm.core_mode;
1118 /* switch to SVC mode to read DACR */
1119 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_SVC);
1120 armv7a->arm.mrc(target, 15,
1122 &cortex_a->cp15_dacr_reg);
1124 LOG_DEBUG("cp15_dacr_reg: %8.8" PRIx32,
1125 cortex_a->cp15_dacr_reg);
1127 arm_dpm_modeswitch(&armv7a->dpm, ARM_MODE_ANY);
1131 static int cortex_a_set_dscr_bits(struct target *target,
1132 unsigned long bit_mask, unsigned long value)
1134 struct armv7a_common *armv7a = target_to_armv7a(target);
1138 int retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1139 armv7a->debug_base + CPUDBG_DSCR, &dscr);
1140 if (ERROR_OK != retval)
1143 /* clear bitfield */
1146 dscr |= value & bit_mask;
1148 /* write new DSCR */
1149 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1150 armv7a->debug_base + CPUDBG_DSCR, dscr);
1154 static int cortex_a_step(struct target *target, int current, target_addr_t address,
1155 int handle_breakpoints)
1157 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1158 struct armv7a_common *armv7a = target_to_armv7a(target);
1159 struct arm *arm = &armv7a->arm;
1160 struct breakpoint *breakpoint = NULL;
1161 struct breakpoint stepbreakpoint;
1165 if (target->state != TARGET_HALTED) {
1166 LOG_WARNING("target not halted");
1167 return ERROR_TARGET_NOT_HALTED;
1170 /* current = 1: continue on current pc, otherwise continue at <address> */
1173 buf_set_u32(r->value, 0, 32, address);
1175 address = buf_get_u32(r->value, 0, 32);
1177 /* The front-end may request us not to handle breakpoints.
1178 * But since Cortex-A uses breakpoint for single step,
1179 * we MUST handle breakpoints.
1181 handle_breakpoints = 1;
1182 if (handle_breakpoints) {
1183 breakpoint = breakpoint_find(target, address);
1185 cortex_a_unset_breakpoint(target, breakpoint);
1188 /* Setup single step breakpoint */
1189 stepbreakpoint.address = address;
1190 stepbreakpoint.asid = 0;
1191 stepbreakpoint.length = (arm->core_state == ARM_STATE_THUMB)
1193 stepbreakpoint.type = BKPT_HARD;
1194 stepbreakpoint.set = 0;
1196 /* Disable interrupts during single step if requested */
1197 if (cortex_a->isrmasking_mode == CORTEX_A_ISRMASK_ON) {
1198 retval = cortex_a_set_dscr_bits(target, DSCR_INT_DIS, DSCR_INT_DIS);
1199 if (ERROR_OK != retval)
1203 /* Break on IVA mismatch */
1204 cortex_a_set_breakpoint(target, &stepbreakpoint, 0x04);
1206 target->debug_reason = DBG_REASON_SINGLESTEP;
1208 retval = cortex_a_resume(target, 1, address, 0, 0);
1209 if (retval != ERROR_OK)
1212 int64_t then = timeval_ms();
1213 while (target->state != TARGET_HALTED) {
1214 retval = cortex_a_poll(target);
1215 if (retval != ERROR_OK)
1217 if (target->state == TARGET_HALTED)
1219 if (timeval_ms() > then + 1000) {
1220 LOG_ERROR("timeout waiting for target halt");
1225 cortex_a_unset_breakpoint(target, &stepbreakpoint);
1227 /* Re-enable interrupts if they were disabled */
1228 if (cortex_a->isrmasking_mode == CORTEX_A_ISRMASK_ON) {
1229 retval = cortex_a_set_dscr_bits(target, DSCR_INT_DIS, 0);
1230 if (ERROR_OK != retval)
1235 target->debug_reason = DBG_REASON_BREAKPOINT;
1238 cortex_a_set_breakpoint(target, breakpoint, 0);
1240 if (target->state != TARGET_HALTED)
1241 LOG_DEBUG("target stepped");
1246 static int cortex_a_restore_context(struct target *target, bool bpwp)
1248 struct armv7a_common *armv7a = target_to_armv7a(target);
1252 if (armv7a->pre_restore_context)
1253 armv7a->pre_restore_context(target);
1255 return arm_dpm_write_dirty_registers(&armv7a->dpm, bpwp);
1259 * Cortex-A Breakpoint and watchpoint functions
1262 /* Setup hardware Breakpoint Register Pair */
1263 static int cortex_a_set_breakpoint(struct target *target,
1264 struct breakpoint *breakpoint, uint8_t matchmode)
1269 uint8_t byte_addr_select = 0x0F;
1270 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1271 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1272 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1274 if (breakpoint->set) {
1275 LOG_WARNING("breakpoint already set");
1279 if (breakpoint->type == BKPT_HARD) {
1280 while (brp_list[brp_i].used && (brp_i < cortex_a->brp_num))
1282 if (brp_i >= cortex_a->brp_num) {
1283 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1284 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1286 breakpoint->set = brp_i + 1;
1287 if (breakpoint->length == 2)
1288 byte_addr_select = (3 << (breakpoint->address & 0x02));
1289 control = ((matchmode & 0x7) << 20)
1290 | (byte_addr_select << 5)
1292 brp_list[brp_i].used = 1;
1293 brp_list[brp_i].value = (breakpoint->address & 0xFFFFFFFC);
1294 brp_list[brp_i].control = control;
1295 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1296 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1297 brp_list[brp_i].value);
1298 if (retval != ERROR_OK)
1300 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1301 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1302 brp_list[brp_i].control);
1303 if (retval != ERROR_OK)
1305 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1306 brp_list[brp_i].control,
1307 brp_list[brp_i].value);
1308 } else if (breakpoint->type == BKPT_SOFT) {
1310 /* length == 2: Thumb breakpoint */
1311 if (breakpoint->length == 2)
1312 buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
1314 /* length == 3: Thumb-2 breakpoint, actual encoding is
1315 * a regular Thumb BKPT instruction but we replace a
1316 * 32bit Thumb-2 instruction, so fix-up the breakpoint
1319 if (breakpoint->length == 3) {
1320 buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
1321 breakpoint->length = 4;
1323 /* length == 4, normal ARM breakpoint */
1324 buf_set_u32(code, 0, 32, ARMV5_BKPT(0x11));
1326 retval = target_read_memory(target,
1327 breakpoint->address & 0xFFFFFFFE,
1328 breakpoint->length, 1,
1329 breakpoint->orig_instr);
1330 if (retval != ERROR_OK)
1333 /* make sure data cache is cleaned & invalidated down to PoC */
1334 if (!armv7a->armv7a_mmu.armv7a_cache.auto_cache_enabled) {
1335 armv7a_cache_flush_virt(target, breakpoint->address,
1336 breakpoint->length);
1339 retval = target_write_memory(target,
1340 breakpoint->address & 0xFFFFFFFE,
1341 breakpoint->length, 1, code);
1342 if (retval != ERROR_OK)
1345 /* update i-cache at breakpoint location */
1346 armv7a_l1_d_cache_inval_virt(target, breakpoint->address,
1347 breakpoint->length);
1348 armv7a_l1_i_cache_inval_virt(target, breakpoint->address,
1349 breakpoint->length);
1351 breakpoint->set = 0x11; /* Any nice value but 0 */
1357 static int cortex_a_set_context_breakpoint(struct target *target,
1358 struct breakpoint *breakpoint, uint8_t matchmode)
1360 int retval = ERROR_FAIL;
1363 uint8_t byte_addr_select = 0x0F;
1364 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1365 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1366 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1368 if (breakpoint->set) {
1369 LOG_WARNING("breakpoint already set");
1372 /*check available context BRPs*/
1373 while ((brp_list[brp_i].used ||
1374 (brp_list[brp_i].type != BRP_CONTEXT)) && (brp_i < cortex_a->brp_num))
1377 if (brp_i >= cortex_a->brp_num) {
1378 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1382 breakpoint->set = brp_i + 1;
1383 control = ((matchmode & 0x7) << 20)
1384 | (byte_addr_select << 5)
1386 brp_list[brp_i].used = 1;
1387 brp_list[brp_i].value = (breakpoint->asid);
1388 brp_list[brp_i].control = control;
1389 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1390 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1391 brp_list[brp_i].value);
1392 if (retval != ERROR_OK)
1394 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1395 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1396 brp_list[brp_i].control);
1397 if (retval != ERROR_OK)
1399 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1400 brp_list[brp_i].control,
1401 brp_list[brp_i].value);
1406 static int cortex_a_set_hybrid_breakpoint(struct target *target, struct breakpoint *breakpoint)
1408 int retval = ERROR_FAIL;
1409 int brp_1 = 0; /* holds the contextID pair */
1410 int brp_2 = 0; /* holds the IVA pair */
1411 uint32_t control_CTX, control_IVA;
1412 uint8_t CTX_byte_addr_select = 0x0F;
1413 uint8_t IVA_byte_addr_select = 0x0F;
1414 uint8_t CTX_machmode = 0x03;
1415 uint8_t IVA_machmode = 0x01;
1416 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1417 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1418 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1420 if (breakpoint->set) {
1421 LOG_WARNING("breakpoint already set");
1424 /*check available context BRPs*/
1425 while ((brp_list[brp_1].used ||
1426 (brp_list[brp_1].type != BRP_CONTEXT)) && (brp_1 < cortex_a->brp_num))
1429 printf("brp(CTX) found num: %d\n", brp_1);
1430 if (brp_1 >= cortex_a->brp_num) {
1431 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1435 while ((brp_list[brp_2].used ||
1436 (brp_list[brp_2].type != BRP_NORMAL)) && (brp_2 < cortex_a->brp_num))
1439 printf("brp(IVA) found num: %d\n", brp_2);
1440 if (brp_2 >= cortex_a->brp_num) {
1441 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1445 breakpoint->set = brp_1 + 1;
1446 breakpoint->linked_BRP = brp_2;
1447 control_CTX = ((CTX_machmode & 0x7) << 20)
1450 | (CTX_byte_addr_select << 5)
1452 brp_list[brp_1].used = 1;
1453 brp_list[brp_1].value = (breakpoint->asid);
1454 brp_list[brp_1].control = control_CTX;
1455 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1456 + CPUDBG_BVR_BASE + 4 * brp_list[brp_1].BRPn,
1457 brp_list[brp_1].value);
1458 if (retval != ERROR_OK)
1460 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1461 + CPUDBG_BCR_BASE + 4 * brp_list[brp_1].BRPn,
1462 brp_list[brp_1].control);
1463 if (retval != ERROR_OK)
1466 control_IVA = ((IVA_machmode & 0x7) << 20)
1468 | (IVA_byte_addr_select << 5)
1470 brp_list[brp_2].used = 1;
1471 brp_list[brp_2].value = (breakpoint->address & 0xFFFFFFFC);
1472 brp_list[brp_2].control = control_IVA;
1473 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1474 + CPUDBG_BVR_BASE + 4 * brp_list[brp_2].BRPn,
1475 brp_list[brp_2].value);
1476 if (retval != ERROR_OK)
1478 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1479 + CPUDBG_BCR_BASE + 4 * brp_list[brp_2].BRPn,
1480 brp_list[brp_2].control);
1481 if (retval != ERROR_OK)
1487 static int cortex_a_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
1490 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1491 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1492 struct cortex_a_brp *brp_list = cortex_a->brp_list;
1494 if (!breakpoint->set) {
1495 LOG_WARNING("breakpoint not set");
1499 if (breakpoint->type == BKPT_HARD) {
1500 if ((breakpoint->address != 0) && (breakpoint->asid != 0)) {
1501 int brp_i = breakpoint->set - 1;
1502 int brp_j = breakpoint->linked_BRP;
1503 if ((brp_i < 0) || (brp_i >= cortex_a->brp_num)) {
1504 LOG_DEBUG("Invalid BRP number in breakpoint");
1507 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1508 brp_list[brp_i].control, brp_list[brp_i].value);
1509 brp_list[brp_i].used = 0;
1510 brp_list[brp_i].value = 0;
1511 brp_list[brp_i].control = 0;
1512 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1513 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1514 brp_list[brp_i].control);
1515 if (retval != ERROR_OK)
1517 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1518 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1519 brp_list[brp_i].value);
1520 if (retval != ERROR_OK)
1522 if ((brp_j < 0) || (brp_j >= cortex_a->brp_num)) {
1523 LOG_DEBUG("Invalid BRP number in breakpoint");
1526 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_j,
1527 brp_list[brp_j].control, brp_list[brp_j].value);
1528 brp_list[brp_j].used = 0;
1529 brp_list[brp_j].value = 0;
1530 brp_list[brp_j].control = 0;
1531 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1532 + CPUDBG_BCR_BASE + 4 * brp_list[brp_j].BRPn,
1533 brp_list[brp_j].control);
1534 if (retval != ERROR_OK)
1536 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1537 + CPUDBG_BVR_BASE + 4 * brp_list[brp_j].BRPn,
1538 brp_list[brp_j].value);
1539 if (retval != ERROR_OK)
1541 breakpoint->linked_BRP = 0;
1542 breakpoint->set = 0;
1546 int brp_i = breakpoint->set - 1;
1547 if ((brp_i < 0) || (brp_i >= cortex_a->brp_num)) {
1548 LOG_DEBUG("Invalid BRP number in breakpoint");
1551 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1552 brp_list[brp_i].control, brp_list[brp_i].value);
1553 brp_list[brp_i].used = 0;
1554 brp_list[brp_i].value = 0;
1555 brp_list[brp_i].control = 0;
1556 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1557 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1558 brp_list[brp_i].control);
1559 if (retval != ERROR_OK)
1561 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1562 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1563 brp_list[brp_i].value);
1564 if (retval != ERROR_OK)
1566 breakpoint->set = 0;
1571 /* make sure data cache is cleaned & invalidated down to PoC */
1572 if (!armv7a->armv7a_mmu.armv7a_cache.auto_cache_enabled) {
1573 armv7a_cache_flush_virt(target, breakpoint->address,
1574 breakpoint->length);
1577 /* restore original instruction (kept in target endianness) */
1578 if (breakpoint->length == 4) {
1579 retval = target_write_memory(target,
1580 breakpoint->address & 0xFFFFFFFE,
1581 4, 1, breakpoint->orig_instr);
1582 if (retval != ERROR_OK)
1585 retval = target_write_memory(target,
1586 breakpoint->address & 0xFFFFFFFE,
1587 2, 1, breakpoint->orig_instr);
1588 if (retval != ERROR_OK)
1592 /* update i-cache at breakpoint location */
1593 armv7a_l1_d_cache_inval_virt(target, breakpoint->address,
1594 breakpoint->length);
1595 armv7a_l1_i_cache_inval_virt(target, breakpoint->address,
1596 breakpoint->length);
1598 breakpoint->set = 0;
1603 static int cortex_a_add_breakpoint(struct target *target,
1604 struct breakpoint *breakpoint)
1606 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1608 if ((breakpoint->type == BKPT_HARD) && (cortex_a->brp_num_available < 1)) {
1609 LOG_INFO("no hardware breakpoint available");
1610 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1613 if (breakpoint->type == BKPT_HARD)
1614 cortex_a->brp_num_available--;
1616 return cortex_a_set_breakpoint(target, breakpoint, 0x00); /* Exact match */
1619 static int cortex_a_add_context_breakpoint(struct target *target,
1620 struct breakpoint *breakpoint)
1622 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1624 if ((breakpoint->type == BKPT_HARD) && (cortex_a->brp_num_available < 1)) {
1625 LOG_INFO("no hardware breakpoint available");
1626 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1629 if (breakpoint->type == BKPT_HARD)
1630 cortex_a->brp_num_available--;
1632 return cortex_a_set_context_breakpoint(target, breakpoint, 0x02); /* asid match */
1635 static int cortex_a_add_hybrid_breakpoint(struct target *target,
1636 struct breakpoint *breakpoint)
1638 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1640 if ((breakpoint->type == BKPT_HARD) && (cortex_a->brp_num_available < 1)) {
1641 LOG_INFO("no hardware breakpoint available");
1642 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1645 if (breakpoint->type == BKPT_HARD)
1646 cortex_a->brp_num_available--;
1648 return cortex_a_set_hybrid_breakpoint(target, breakpoint); /* ??? */
1652 static int cortex_a_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
1654 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1657 /* It is perfectly possible to remove breakpoints while the target is running */
1658 if (target->state != TARGET_HALTED) {
1659 LOG_WARNING("target not halted");
1660 return ERROR_TARGET_NOT_HALTED;
1664 if (breakpoint->set) {
1665 cortex_a_unset_breakpoint(target, breakpoint);
1666 if (breakpoint->type == BKPT_HARD)
1667 cortex_a->brp_num_available++;
1675 * Sets a watchpoint for an Cortex-A target in one of the watchpoint units. It is
1676 * considered a bug to call this function when there are no available watchpoint
1679 * @param target Pointer to an Cortex-A target to set a watchpoint on
1680 * @param watchpoint Pointer to the watchpoint to be set
1681 * @return Error status if watchpoint set fails or the result of executing the
1684 static int cortex_a_set_watchpoint(struct target *target, struct watchpoint *watchpoint)
1686 int retval = ERROR_OK;
1689 uint8_t address_mask = ilog2(watchpoint->length);
1690 uint8_t byte_address_select = 0xFF;
1691 uint8_t load_store_access_control = 0x3;
1692 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1693 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1694 struct cortex_a_wrp *wrp_list = cortex_a->wrp_list;
1696 if (watchpoint->set) {
1697 LOG_WARNING("watchpoint already set");
1701 /* check available context WRPs */
1702 while (wrp_list[wrp_i].used && (wrp_i < cortex_a->wrp_num))
1705 if (wrp_i >= cortex_a->wrp_num) {
1706 LOG_ERROR("ERROR Can not find free Watchpoint Register Pair");
1710 if (address_mask == 0x1 || address_mask == 0x2) {
1711 LOG_WARNING("length must be a power of 2 and different than 2 and 4");
1715 watchpoint->set = wrp_i + 1;
1716 control = (address_mask << 24) |
1717 (byte_address_select << 5) |
1718 (load_store_access_control << 3) |
1720 wrp_list[wrp_i].used = 1;
1721 wrp_list[wrp_i].value = (watchpoint->address & 0xFFFFFFFC);
1722 wrp_list[wrp_i].control = control;
1724 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1725 + CPUDBG_WVR_BASE + 4 * wrp_list[wrp_i].WRPn,
1726 wrp_list[wrp_i].value);
1727 if (retval != ERROR_OK)
1730 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1731 + CPUDBG_WCR_BASE + 4 * wrp_list[wrp_i].WRPn,
1732 wrp_list[wrp_i].control);
1733 if (retval != ERROR_OK)
1736 LOG_DEBUG("wp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, wrp_i,
1737 wrp_list[wrp_i].control,
1738 wrp_list[wrp_i].value);
1744 * Unset an existing watchpoint and clear the used watchpoint unit.
1746 * @param target Pointer to the target to have the watchpoint removed
1747 * @param watchpoint Pointer to the watchpoint to be removed
1748 * @return Error status while trying to unset the watchpoint or the result of
1749 * executing the JTAG queue
1751 static int cortex_a_unset_watchpoint(struct target *target, struct watchpoint *watchpoint)
1754 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1755 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
1756 struct cortex_a_wrp *wrp_list = cortex_a->wrp_list;
1758 if (!watchpoint->set) {
1759 LOG_WARNING("watchpoint not set");
1763 int wrp_i = watchpoint->set - 1;
1764 if (wrp_i < 0 || wrp_i >= cortex_a->wrp_num) {
1765 LOG_DEBUG("Invalid WRP number in watchpoint");
1768 LOG_DEBUG("wrp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, wrp_i,
1769 wrp_list[wrp_i].control, wrp_list[wrp_i].value);
1770 wrp_list[wrp_i].used = 0;
1771 wrp_list[wrp_i].value = 0;
1772 wrp_list[wrp_i].control = 0;
1773 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1774 + CPUDBG_WCR_BASE + 4 * wrp_list[wrp_i].WRPn,
1775 wrp_list[wrp_i].control);
1776 if (retval != ERROR_OK)
1778 retval = cortex_a_dap_write_memap_register_u32(target, armv7a->debug_base
1779 + CPUDBG_WVR_BASE + 4 * wrp_list[wrp_i].WRPn,
1780 wrp_list[wrp_i].value);
1781 if (retval != ERROR_OK)
1783 watchpoint->set = 0;
1789 * Add a watchpoint to an Cortex-A target. If there are no watchpoint units
1790 * available, an error response is returned.
1792 * @param target Pointer to the Cortex-A target to add a watchpoint to
1793 * @param watchpoint Pointer to the watchpoint to be added
1794 * @return Error status while trying to add the watchpoint
1796 static int cortex_a_add_watchpoint(struct target *target, struct watchpoint *watchpoint)
1798 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1800 if (cortex_a->wrp_num_available < 1) {
1801 LOG_INFO("no hardware watchpoint available");
1802 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1805 cortex_a->wrp_num_available--;
1806 return cortex_a_set_watchpoint(target, watchpoint);
1810 * Remove a watchpoint from an Cortex-A target. The watchpoint will be unset and
1811 * the used watchpoint unit will be reopened.
1813 * @param target Pointer to the target to remove a watchpoint from
1814 * @param watchpoint Pointer to the watchpoint to be removed
1815 * @return Result of trying to unset the watchpoint
1817 static int cortex_a_remove_watchpoint(struct target *target, struct watchpoint *watchpoint)
1819 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
1821 if (watchpoint->set) {
1822 cortex_a->wrp_num_available++;
1823 cortex_a_unset_watchpoint(target, watchpoint);
1830 * Cortex-A Reset functions
1833 static int cortex_a_assert_reset(struct target *target)
1835 struct armv7a_common *armv7a = target_to_armv7a(target);
1839 /* FIXME when halt is requested, make it work somehow... */
1841 /* This function can be called in "target not examined" state */
1843 /* Issue some kind of warm reset. */
1844 if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT))
1845 target_handle_event(target, TARGET_EVENT_RESET_ASSERT);
1846 else if (jtag_get_reset_config() & RESET_HAS_SRST) {
1847 /* REVISIT handle "pulls" cases, if there's
1848 * hardware that needs them to work.
1852 * FIXME: fix reset when transport is not JTAG. This is a temporary
1853 * work-around for release v0.10 that is not intended to stay!
1855 if (!transport_is_jtag() ||
1856 (target->reset_halt && (jtag_get_reset_config() & RESET_SRST_NO_GATING)))
1857 adapter_assert_reset();
1860 LOG_ERROR("%s: how to reset?", target_name(target));
1864 /* registers are now invalid */
1865 if (target_was_examined(target))
1866 register_cache_invalidate(armv7a->arm.core_cache);
1868 target->state = TARGET_RESET;
1873 static int cortex_a_deassert_reset(struct target *target)
1875 struct armv7a_common *armv7a = target_to_armv7a(target);
1880 /* be certain SRST is off */
1881 adapter_deassert_reset();
1883 if (target_was_examined(target)) {
1884 retval = cortex_a_poll(target);
1885 if (retval != ERROR_OK)
1889 if (target->reset_halt) {
1890 if (target->state != TARGET_HALTED) {
1891 LOG_WARNING("%s: ran after reset and before halt ...",
1892 target_name(target));
1893 if (target_was_examined(target)) {
1894 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1895 armv7a->debug_base + CPUDBG_DRCR, DRCR_HALT);
1896 if (retval != ERROR_OK)
1899 target->state = TARGET_UNKNOWN;
1906 static int cortex_a_set_dcc_mode(struct target *target, uint32_t mode, uint32_t *dscr)
1908 /* Changes the mode of the DCC between non-blocking, stall, and fast mode.
1909 * New desired mode must be in mode. Current value of DSCR must be in
1910 * *dscr, which is updated with new value.
1912 * This function elides actually sending the mode-change over the debug
1913 * interface if the mode is already set as desired.
1915 uint32_t new_dscr = (*dscr & ~DSCR_EXT_DCC_MASK) | mode;
1916 if (new_dscr != *dscr) {
1917 struct armv7a_common *armv7a = target_to_armv7a(target);
1918 int retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
1919 armv7a->debug_base + CPUDBG_DSCR, new_dscr);
1920 if (retval == ERROR_OK)
1928 static int cortex_a_wait_dscr_bits(struct target *target, uint32_t mask,
1929 uint32_t value, uint32_t *dscr)
1931 /* Waits until the specified bit(s) of DSCR take on a specified value. */
1932 struct armv7a_common *armv7a = target_to_armv7a(target);
1936 if ((*dscr & mask) == value)
1939 then = timeval_ms();
1941 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1942 armv7a->debug_base + CPUDBG_DSCR, dscr);
1943 if (retval != ERROR_OK) {
1944 LOG_ERROR("Could not read DSCR register");
1947 if ((*dscr & mask) == value)
1949 if (timeval_ms() > then + 1000) {
1950 LOG_ERROR("timeout waiting for DSCR bit change");
1957 static int cortex_a_read_copro(struct target *target, uint32_t opcode,
1958 uint32_t *data, uint32_t *dscr)
1961 struct armv7a_common *armv7a = target_to_armv7a(target);
1963 /* Move from coprocessor to R0. */
1964 retval = cortex_a_exec_opcode(target, opcode, dscr);
1965 if (retval != ERROR_OK)
1968 /* Move from R0 to DTRTX. */
1969 retval = cortex_a_exec_opcode(target, ARMV4_5_MCR(14, 0, 0, 0, 5, 0), dscr);
1970 if (retval != ERROR_OK)
1973 /* Wait until DTRTX is full (according to ARMv7-A/-R architecture
1974 * manual section C8.4.3, checking InstrCmpl_l is not sufficient; one
1975 * must also check TXfull_l). Most of the time this will be free
1976 * because TXfull_l will be set immediately and cached in dscr. */
1977 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRTX_FULL_LATCHED,
1978 DSCR_DTRTX_FULL_LATCHED, dscr);
1979 if (retval != ERROR_OK)
1982 /* Read the value transferred to DTRTX. */
1983 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
1984 armv7a->debug_base + CPUDBG_DTRTX, data);
1985 if (retval != ERROR_OK)
1991 static int cortex_a_read_dfar_dfsr(struct target *target, uint32_t *dfar,
1992 uint32_t *dfsr, uint32_t *dscr)
1997 retval = cortex_a_read_copro(target, ARMV4_5_MRC(15, 0, 0, 6, 0, 0), dfar, dscr);
1998 if (retval != ERROR_OK)
2003 retval = cortex_a_read_copro(target, ARMV4_5_MRC(15, 0, 0, 5, 0, 0), dfsr, dscr);
2004 if (retval != ERROR_OK)
2011 static int cortex_a_write_copro(struct target *target, uint32_t opcode,
2012 uint32_t data, uint32_t *dscr)
2015 struct armv7a_common *armv7a = target_to_armv7a(target);
2017 /* Write the value into DTRRX. */
2018 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2019 armv7a->debug_base + CPUDBG_DTRRX, data);
2020 if (retval != ERROR_OK)
2023 /* Move from DTRRX to R0. */
2024 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), dscr);
2025 if (retval != ERROR_OK)
2028 /* Move from R0 to coprocessor. */
2029 retval = cortex_a_exec_opcode(target, opcode, dscr);
2030 if (retval != ERROR_OK)
2033 /* Wait until DTRRX is empty (according to ARMv7-A/-R architecture manual
2034 * section C8.4.3, checking InstrCmpl_l is not sufficient; one must also
2035 * check RXfull_l). Most of the time this will be free because RXfull_l
2036 * will be cleared immediately and cached in dscr. */
2037 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRRX_FULL_LATCHED, 0, dscr);
2038 if (retval != ERROR_OK)
2044 static int cortex_a_write_dfar_dfsr(struct target *target, uint32_t dfar,
2045 uint32_t dfsr, uint32_t *dscr)
2049 retval = cortex_a_write_copro(target, ARMV4_5_MCR(15, 0, 0, 6, 0, 0), dfar, dscr);
2050 if (retval != ERROR_OK)
2053 retval = cortex_a_write_copro(target, ARMV4_5_MCR(15, 0, 0, 5, 0, 0), dfsr, dscr);
2054 if (retval != ERROR_OK)
2060 static int cortex_a_dfsr_to_error_code(uint32_t dfsr)
2062 uint32_t status, upper4;
2064 if (dfsr & (1 << 9)) {
2066 status = dfsr & 0x3f;
2067 upper4 = status >> 2;
2068 if (upper4 == 1 || upper4 == 2 || upper4 == 3 || upper4 == 15)
2069 return ERROR_TARGET_TRANSLATION_FAULT;
2070 else if (status == 33)
2071 return ERROR_TARGET_UNALIGNED_ACCESS;
2073 return ERROR_TARGET_DATA_ABORT;
2075 /* Normal format. */
2076 status = ((dfsr >> 6) & 0x10) | (dfsr & 0xf);
2078 return ERROR_TARGET_UNALIGNED_ACCESS;
2079 else if (status == 5 || status == 7 || status == 3 || status == 6 ||
2080 status == 9 || status == 11 || status == 13 || status == 15)
2081 return ERROR_TARGET_TRANSLATION_FAULT;
2083 return ERROR_TARGET_DATA_ABORT;
2087 static int cortex_a_write_cpu_memory_slow(struct target *target,
2088 uint32_t size, uint32_t count, const uint8_t *buffer, uint32_t *dscr)
2090 /* Writes count objects of size size from *buffer. Old value of DSCR must
2091 * be in *dscr; updated to new value. This is slow because it works for
2092 * non-word-sized objects. Avoid unaligned accesses as they do not work
2093 * on memory address space without "Normal" attribute. If size == 4 and
2094 * the address is aligned, cortex_a_write_cpu_memory_fast should be
2097 * - Address is in R0.
2098 * - R0 is marked dirty.
2100 struct armv7a_common *armv7a = target_to_armv7a(target);
2101 struct arm *arm = &armv7a->arm;
2104 /* Mark register R1 as dirty, to use for transferring data. */
2105 arm_reg_current(arm, 1)->dirty = true;
2107 /* Switch to non-blocking mode if not already in that mode. */
2108 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2109 if (retval != ERROR_OK)
2112 /* Go through the objects. */
2114 /* Write the value to store into DTRRX. */
2115 uint32_t data, opcode;
2119 data = target_buffer_get_u16(target, buffer);
2121 data = target_buffer_get_u32(target, buffer);
2122 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2123 armv7a->debug_base + CPUDBG_DTRRX, data);
2124 if (retval != ERROR_OK)
2127 /* Transfer the value from DTRRX to R1. */
2128 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 1, 0, 5, 0), dscr);
2129 if (retval != ERROR_OK)
2132 /* Write the value transferred to R1 into memory. */
2134 opcode = ARMV4_5_STRB_IP(1, 0);
2136 opcode = ARMV4_5_STRH_IP(1, 0);
2138 opcode = ARMV4_5_STRW_IP(1, 0);
2139 retval = cortex_a_exec_opcode(target, opcode, dscr);
2140 if (retval != ERROR_OK)
2143 /* Check for faults and return early. */
2144 if (*dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE))
2145 return ERROR_OK; /* A data fault is not considered a system failure. */
2147 /* Wait until DTRRX is empty (according to ARMv7-A/-R architecture
2148 * manual section C8.4.3, checking InstrCmpl_l is not sufficient; one
2149 * must also check RXfull_l). Most of the time this will be free
2150 * because RXfull_l will be cleared immediately and cached in dscr. */
2151 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRRX_FULL_LATCHED, 0, dscr);
2152 if (retval != ERROR_OK)
2163 static int cortex_a_write_cpu_memory_fast(struct target *target,
2164 uint32_t count, const uint8_t *buffer, uint32_t *dscr)
2166 /* Writes count objects of size 4 from *buffer. Old value of DSCR must be
2167 * in *dscr; updated to new value. This is fast but only works for
2168 * word-sized objects at aligned addresses.
2170 * - Address is in R0 and must be a multiple of 4.
2171 * - R0 is marked dirty.
2173 struct armv7a_common *armv7a = target_to_armv7a(target);
2176 /* Switch to fast mode if not already in that mode. */
2177 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_FAST_MODE, dscr);
2178 if (retval != ERROR_OK)
2181 /* Latch STC instruction. */
2182 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2183 armv7a->debug_base + CPUDBG_ITR, ARMV4_5_STC(0, 1, 0, 1, 14, 5, 0, 4));
2184 if (retval != ERROR_OK)
2187 /* Transfer all the data and issue all the instructions. */
2188 return mem_ap_write_buf_noincr(armv7a->debug_ap, buffer,
2189 4, count, armv7a->debug_base + CPUDBG_DTRRX);
2192 static int cortex_a_write_cpu_memory(struct target *target,
2193 uint32_t address, uint32_t size,
2194 uint32_t count, const uint8_t *buffer)
2196 /* Write memory through the CPU. */
2197 int retval, final_retval;
2198 struct armv7a_common *armv7a = target_to_armv7a(target);
2199 struct arm *arm = &armv7a->arm;
2200 uint32_t dscr, orig_dfar, orig_dfsr, fault_dscr, fault_dfar, fault_dfsr;
2202 LOG_DEBUG("Writing CPU memory address 0x%" PRIx32 " size %" PRIu32 " count %" PRIu32,
2203 address, size, count);
2204 if (target->state != TARGET_HALTED) {
2205 LOG_WARNING("target not halted");
2206 return ERROR_TARGET_NOT_HALTED;
2212 /* Clear any abort. */
2213 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2214 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2215 if (retval != ERROR_OK)
2219 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2220 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2221 if (retval != ERROR_OK)
2224 /* Switch to non-blocking mode if not already in that mode. */
2225 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2226 if (retval != ERROR_OK)
2229 /* Mark R0 as dirty. */
2230 arm_reg_current(arm, 0)->dirty = true;
2232 /* Read DFAR and DFSR, as they will be modified in the event of a fault. */
2233 retval = cortex_a_read_dfar_dfsr(target, &orig_dfar, &orig_dfsr, &dscr);
2234 if (retval != ERROR_OK)
2237 /* Get the memory address into R0. */
2238 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2239 armv7a->debug_base + CPUDBG_DTRRX, address);
2240 if (retval != ERROR_OK)
2242 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), &dscr);
2243 if (retval != ERROR_OK)
2246 if (size == 4 && (address % 4) == 0) {
2247 /* We are doing a word-aligned transfer, so use fast mode. */
2248 retval = cortex_a_write_cpu_memory_fast(target, count, buffer, &dscr);
2250 /* Use slow path. Adjust size for aligned accesses */
2251 switch (address % 4) {
2266 retval = cortex_a_write_cpu_memory_slow(target, size, count, buffer, &dscr);
2270 final_retval = retval;
2272 /* Switch to non-blocking mode if not already in that mode. */
2273 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2274 if (final_retval == ERROR_OK)
2275 final_retval = retval;
2277 /* Wait for last issued instruction to complete. */
2278 retval = cortex_a_wait_instrcmpl(target, &dscr, true);
2279 if (final_retval == ERROR_OK)
2280 final_retval = retval;
2282 /* Wait until DTRRX is empty (according to ARMv7-A/-R architecture manual
2283 * section C8.4.3, checking InstrCmpl_l is not sufficient; one must also
2284 * check RXfull_l). Most of the time this will be free because RXfull_l
2285 * will be cleared immediately and cached in dscr. However, don't do this
2286 * if there is fault, because then the instruction might not have completed
2288 if (!(dscr & DSCR_STICKY_ABORT_PRECISE)) {
2289 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRRX_FULL_LATCHED, 0, &dscr);
2290 if (retval != ERROR_OK)
2294 /* If there were any sticky abort flags, clear them. */
2295 if (dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE)) {
2297 mem_ap_write_atomic_u32(armv7a->debug_ap,
2298 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2299 dscr &= ~(DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE);
2304 /* Handle synchronous data faults. */
2305 if (fault_dscr & DSCR_STICKY_ABORT_PRECISE) {
2306 if (final_retval == ERROR_OK) {
2307 /* Final return value will reflect cause of fault. */
2308 retval = cortex_a_read_dfar_dfsr(target, &fault_dfar, &fault_dfsr, &dscr);
2309 if (retval == ERROR_OK) {
2310 LOG_ERROR("data abort at 0x%08" PRIx32 ", dfsr = 0x%08" PRIx32, fault_dfar, fault_dfsr);
2311 final_retval = cortex_a_dfsr_to_error_code(fault_dfsr);
2313 final_retval = retval;
2315 /* Fault destroyed DFAR/DFSR; restore them. */
2316 retval = cortex_a_write_dfar_dfsr(target, orig_dfar, orig_dfsr, &dscr);
2317 if (retval != ERROR_OK)
2318 LOG_ERROR("error restoring dfar/dfsr - dscr = 0x%08" PRIx32, dscr);
2321 /* Handle asynchronous data faults. */
2322 if (fault_dscr & DSCR_STICKY_ABORT_IMPRECISE) {
2323 if (final_retval == ERROR_OK)
2324 /* No other error has been recorded so far, so keep this one. */
2325 final_retval = ERROR_TARGET_DATA_ABORT;
2328 /* If the DCC is nonempty, clear it. */
2329 if (dscr & DSCR_DTRTX_FULL_LATCHED) {
2331 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2332 armv7a->debug_base + CPUDBG_DTRTX, &dummy);
2333 if (final_retval == ERROR_OK)
2334 final_retval = retval;
2336 if (dscr & DSCR_DTRRX_FULL_LATCHED) {
2337 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 1, 0, 5, 0), &dscr);
2338 if (final_retval == ERROR_OK)
2339 final_retval = retval;
2343 return final_retval;
2346 static int cortex_a_read_cpu_memory_slow(struct target *target,
2347 uint32_t size, uint32_t count, uint8_t *buffer, uint32_t *dscr)
2349 /* Reads count objects of size size into *buffer. Old value of DSCR must be
2350 * in *dscr; updated to new value. This is slow because it works for
2351 * non-word-sized objects. Avoid unaligned accesses as they do not work
2352 * on memory address space without "Normal" attribute. If size == 4 and
2353 * the address is aligned, cortex_a_read_cpu_memory_fast should be
2356 * - Address is in R0.
2357 * - R0 is marked dirty.
2359 struct armv7a_common *armv7a = target_to_armv7a(target);
2360 struct arm *arm = &armv7a->arm;
2363 /* Mark register R1 as dirty, to use for transferring data. */
2364 arm_reg_current(arm, 1)->dirty = true;
2366 /* Switch to non-blocking mode if not already in that mode. */
2367 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2368 if (retval != ERROR_OK)
2371 /* Go through the objects. */
2373 /* Issue a load of the appropriate size to R1. */
2374 uint32_t opcode, data;
2376 opcode = ARMV4_5_LDRB_IP(1, 0);
2378 opcode = ARMV4_5_LDRH_IP(1, 0);
2380 opcode = ARMV4_5_LDRW_IP(1, 0);
2381 retval = cortex_a_exec_opcode(target, opcode, dscr);
2382 if (retval != ERROR_OK)
2385 /* Issue a write of R1 to DTRTX. */
2386 retval = cortex_a_exec_opcode(target, ARMV4_5_MCR(14, 0, 1, 0, 5, 0), dscr);
2387 if (retval != ERROR_OK)
2390 /* Check for faults and return early. */
2391 if (*dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE))
2392 return ERROR_OK; /* A data fault is not considered a system failure. */
2394 /* Wait until DTRTX is full (according to ARMv7-A/-R architecture
2395 * manual section C8.4.3, checking InstrCmpl_l is not sufficient; one
2396 * must also check TXfull_l). Most of the time this will be free
2397 * because TXfull_l will be set immediately and cached in dscr. */
2398 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRTX_FULL_LATCHED,
2399 DSCR_DTRTX_FULL_LATCHED, dscr);
2400 if (retval != ERROR_OK)
2403 /* Read the value transferred to DTRTX into the buffer. */
2404 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2405 armv7a->debug_base + CPUDBG_DTRTX, &data);
2406 if (retval != ERROR_OK)
2409 *buffer = (uint8_t) data;
2411 target_buffer_set_u16(target, buffer, (uint16_t) data);
2413 target_buffer_set_u32(target, buffer, data);
2423 static int cortex_a_read_cpu_memory_fast(struct target *target,
2424 uint32_t count, uint8_t *buffer, uint32_t *dscr)
2426 /* Reads count objects of size 4 into *buffer. Old value of DSCR must be in
2427 * *dscr; updated to new value. This is fast but only works for word-sized
2428 * objects at aligned addresses.
2430 * - Address is in R0 and must be a multiple of 4.
2431 * - R0 is marked dirty.
2433 struct armv7a_common *armv7a = target_to_armv7a(target);
2437 /* Switch to non-blocking mode if not already in that mode. */
2438 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2439 if (retval != ERROR_OK)
2442 /* Issue the LDC instruction via a write to ITR. */
2443 retval = cortex_a_exec_opcode(target, ARMV4_5_LDC(0, 1, 0, 1, 14, 5, 0, 4), dscr);
2444 if (retval != ERROR_OK)
2450 /* Switch to fast mode if not already in that mode. */
2451 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_FAST_MODE, dscr);
2452 if (retval != ERROR_OK)
2455 /* Latch LDC instruction. */
2456 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2457 armv7a->debug_base + CPUDBG_ITR, ARMV4_5_LDC(0, 1, 0, 1, 14, 5, 0, 4));
2458 if (retval != ERROR_OK)
2461 /* Read the value transferred to DTRTX into the buffer. Due to fast
2462 * mode rules, this blocks until the instruction finishes executing and
2463 * then reissues the read instruction to read the next word from
2464 * memory. The last read of DTRTX in this call reads the second-to-last
2465 * word from memory and issues the read instruction for the last word.
2467 retval = mem_ap_read_buf_noincr(armv7a->debug_ap, buffer,
2468 4, count, armv7a->debug_base + CPUDBG_DTRTX);
2469 if (retval != ERROR_OK)
2473 buffer += count * 4;
2476 /* Wait for last issued instruction to complete. */
2477 retval = cortex_a_wait_instrcmpl(target, dscr, false);
2478 if (retval != ERROR_OK)
2481 /* Switch to non-blocking mode if not already in that mode. */
2482 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, dscr);
2483 if (retval != ERROR_OK)
2486 /* Check for faults and return early. */
2487 if (*dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE))
2488 return ERROR_OK; /* A data fault is not considered a system failure. */
2490 /* Wait until DTRTX is full (according to ARMv7-A/-R architecture manual
2491 * section C8.4.3, checking InstrCmpl_l is not sufficient; one must also
2492 * check TXfull_l). Most of the time this will be free because TXfull_l
2493 * will be set immediately and cached in dscr. */
2494 retval = cortex_a_wait_dscr_bits(target, DSCR_DTRTX_FULL_LATCHED,
2495 DSCR_DTRTX_FULL_LATCHED, dscr);
2496 if (retval != ERROR_OK)
2499 /* Read the value transferred to DTRTX into the buffer. This is the last
2501 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2502 armv7a->debug_base + CPUDBG_DTRTX, &u32);
2503 if (retval != ERROR_OK)
2505 target_buffer_set_u32(target, buffer, u32);
2510 static int cortex_a_read_cpu_memory(struct target *target,
2511 uint32_t address, uint32_t size,
2512 uint32_t count, uint8_t *buffer)
2514 /* Read memory through the CPU. */
2515 int retval, final_retval;
2516 struct armv7a_common *armv7a = target_to_armv7a(target);
2517 struct arm *arm = &armv7a->arm;
2518 uint32_t dscr, orig_dfar, orig_dfsr, fault_dscr, fault_dfar, fault_dfsr;
2520 LOG_DEBUG("Reading CPU memory address 0x%" PRIx32 " size %" PRIu32 " count %" PRIu32,
2521 address, size, count);
2522 if (target->state != TARGET_HALTED) {
2523 LOG_WARNING("target not halted");
2524 return ERROR_TARGET_NOT_HALTED;
2530 /* Clear any abort. */
2531 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2532 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2533 if (retval != ERROR_OK)
2537 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2538 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2539 if (retval != ERROR_OK)
2542 /* Switch to non-blocking mode if not already in that mode. */
2543 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2544 if (retval != ERROR_OK)
2547 /* Mark R0 as dirty. */
2548 arm_reg_current(arm, 0)->dirty = true;
2550 /* Read DFAR and DFSR, as they will be modified in the event of a fault. */
2551 retval = cortex_a_read_dfar_dfsr(target, &orig_dfar, &orig_dfsr, &dscr);
2552 if (retval != ERROR_OK)
2555 /* Get the memory address into R0. */
2556 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2557 armv7a->debug_base + CPUDBG_DTRRX, address);
2558 if (retval != ERROR_OK)
2560 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0), &dscr);
2561 if (retval != ERROR_OK)
2564 if (size == 4 && (address % 4) == 0) {
2565 /* We are doing a word-aligned transfer, so use fast mode. */
2566 retval = cortex_a_read_cpu_memory_fast(target, count, buffer, &dscr);
2568 /* Use slow path. Adjust size for aligned accesses */
2569 switch (address % 4) {
2585 retval = cortex_a_read_cpu_memory_slow(target, size, count, buffer, &dscr);
2589 final_retval = retval;
2591 /* Switch to non-blocking mode if not already in that mode. */
2592 retval = cortex_a_set_dcc_mode(target, DSCR_EXT_DCC_NON_BLOCKING, &dscr);
2593 if (final_retval == ERROR_OK)
2594 final_retval = retval;
2596 /* Wait for last issued instruction to complete. */
2597 retval = cortex_a_wait_instrcmpl(target, &dscr, true);
2598 if (final_retval == ERROR_OK)
2599 final_retval = retval;
2601 /* If there were any sticky abort flags, clear them. */
2602 if (dscr & (DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE)) {
2604 mem_ap_write_atomic_u32(armv7a->debug_ap,
2605 armv7a->debug_base + CPUDBG_DRCR, DRCR_CLEAR_EXCEPTIONS);
2606 dscr &= ~(DSCR_STICKY_ABORT_PRECISE | DSCR_STICKY_ABORT_IMPRECISE);
2611 /* Handle synchronous data faults. */
2612 if (fault_dscr & DSCR_STICKY_ABORT_PRECISE) {
2613 if (final_retval == ERROR_OK) {
2614 /* Final return value will reflect cause of fault. */
2615 retval = cortex_a_read_dfar_dfsr(target, &fault_dfar, &fault_dfsr, &dscr);
2616 if (retval == ERROR_OK) {
2617 LOG_ERROR("data abort at 0x%08" PRIx32 ", dfsr = 0x%08" PRIx32, fault_dfar, fault_dfsr);
2618 final_retval = cortex_a_dfsr_to_error_code(fault_dfsr);
2620 final_retval = retval;
2622 /* Fault destroyed DFAR/DFSR; restore them. */
2623 retval = cortex_a_write_dfar_dfsr(target, orig_dfar, orig_dfsr, &dscr);
2624 if (retval != ERROR_OK)
2625 LOG_ERROR("error restoring dfar/dfsr - dscr = 0x%08" PRIx32, dscr);
2628 /* Handle asynchronous data faults. */
2629 if (fault_dscr & DSCR_STICKY_ABORT_IMPRECISE) {
2630 if (final_retval == ERROR_OK)
2631 /* No other error has been recorded so far, so keep this one. */
2632 final_retval = ERROR_TARGET_DATA_ABORT;
2635 /* If the DCC is nonempty, clear it. */
2636 if (dscr & DSCR_DTRTX_FULL_LATCHED) {
2638 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2639 armv7a->debug_base + CPUDBG_DTRTX, &dummy);
2640 if (final_retval == ERROR_OK)
2641 final_retval = retval;
2643 if (dscr & DSCR_DTRRX_FULL_LATCHED) {
2644 retval = cortex_a_exec_opcode(target, ARMV4_5_MRC(14, 0, 1, 0, 5, 0), &dscr);
2645 if (final_retval == ERROR_OK)
2646 final_retval = retval;
2650 return final_retval;
2655 * Cortex-A Memory access
2657 * This is same Cortex-M3 but we must also use the correct
2658 * ap number for every access.
2661 static int cortex_a_read_phys_memory(struct target *target,
2662 target_addr_t address, uint32_t size,
2663 uint32_t count, uint8_t *buffer)
2667 if (!count || !buffer)
2668 return ERROR_COMMAND_SYNTAX_ERROR;
2670 LOG_DEBUG("Reading memory at real address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2671 address, size, count);
2673 /* read memory through the CPU */
2674 cortex_a_prep_memaccess(target, 1);
2675 retval = cortex_a_read_cpu_memory(target, address, size, count, buffer);
2676 cortex_a_post_memaccess(target, 1);
2681 static int cortex_a_read_memory(struct target *target, target_addr_t address,
2682 uint32_t size, uint32_t count, uint8_t *buffer)
2686 /* cortex_a handles unaligned memory access */
2687 LOG_DEBUG("Reading memory at address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2688 address, size, count);
2690 cortex_a_prep_memaccess(target, 0);
2691 retval = cortex_a_read_cpu_memory(target, address, size, count, buffer);
2692 cortex_a_post_memaccess(target, 0);
2697 static int cortex_a_write_phys_memory(struct target *target,
2698 target_addr_t address, uint32_t size,
2699 uint32_t count, const uint8_t *buffer)
2703 if (!count || !buffer)
2704 return ERROR_COMMAND_SYNTAX_ERROR;
2706 LOG_DEBUG("Writing memory to real address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2707 address, size, count);
2709 /* write memory through the CPU */
2710 cortex_a_prep_memaccess(target, 1);
2711 retval = cortex_a_write_cpu_memory(target, address, size, count, buffer);
2712 cortex_a_post_memaccess(target, 1);
2717 static int cortex_a_write_memory(struct target *target, target_addr_t address,
2718 uint32_t size, uint32_t count, const uint8_t *buffer)
2722 /* cortex_a handles unaligned memory access */
2723 LOG_DEBUG("Writing memory at address " TARGET_ADDR_FMT "; size %" PRIu32 "; count %" PRIu32,
2724 address, size, count);
2726 /* memory writes bypass the caches, must flush before writing */
2727 armv7a_cache_auto_flush_on_write(target, address, size * count);
2729 cortex_a_prep_memaccess(target, 0);
2730 retval = cortex_a_write_cpu_memory(target, address, size, count, buffer);
2731 cortex_a_post_memaccess(target, 0);
2735 static int cortex_a_read_buffer(struct target *target, target_addr_t address,
2736 uint32_t count, uint8_t *buffer)
2740 /* Align up to maximum 4 bytes. The loop condition makes sure the next pass
2741 * will have something to do with the size we leave to it. */
2742 for (size = 1; size < 4 && count >= size * 2 + (address & size); size *= 2) {
2743 if (address & size) {
2744 int retval = target_read_memory(target, address, size, 1, buffer);
2745 if (retval != ERROR_OK)
2753 /* Read the data with as large access size as possible. */
2754 for (; size > 0; size /= 2) {
2755 uint32_t aligned = count - count % size;
2757 int retval = target_read_memory(target, address, size, aligned / size, buffer);
2758 if (retval != ERROR_OK)
2769 static int cortex_a_write_buffer(struct target *target, target_addr_t address,
2770 uint32_t count, const uint8_t *buffer)
2774 /* Align up to maximum 4 bytes. The loop condition makes sure the next pass
2775 * will have something to do with the size we leave to it. */
2776 for (size = 1; size < 4 && count >= size * 2 + (address & size); size *= 2) {
2777 if (address & size) {
2778 int retval = target_write_memory(target, address, size, 1, buffer);
2779 if (retval != ERROR_OK)
2787 /* Write the data with as large access size as possible. */
2788 for (; size > 0; size /= 2) {
2789 uint32_t aligned = count - count % size;
2791 int retval = target_write_memory(target, address, size, aligned / size, buffer);
2792 if (retval != ERROR_OK)
2803 static int cortex_a_handle_target_request(void *priv)
2805 struct target *target = priv;
2806 struct armv7a_common *armv7a = target_to_armv7a(target);
2809 if (!target_was_examined(target))
2811 if (!target->dbg_msg_enabled)
2814 if (target->state == TARGET_RUNNING) {
2817 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2818 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2820 /* check if we have data */
2821 int64_t then = timeval_ms();
2822 while ((dscr & DSCR_DTR_TX_FULL) && (retval == ERROR_OK)) {
2823 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2824 armv7a->debug_base + CPUDBG_DTRTX, &request);
2825 if (retval == ERROR_OK) {
2826 target_request(target, request);
2827 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2828 armv7a->debug_base + CPUDBG_DSCR, &dscr);
2830 if (timeval_ms() > then + 1000) {
2831 LOG_ERROR("Timeout waiting for dtr tx full");
2841 * Cortex-A target information and configuration
2844 static int cortex_a_examine_first(struct target *target)
2846 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
2847 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
2848 struct adiv5_dap *swjdp = armv7a->arm.dap;
2851 int retval = ERROR_OK;
2852 uint32_t didr, cpuid, dbg_osreg, dbg_idpfr1;
2854 /* Search for the APB-AP - it is needed for access to debug registers */
2855 retval = dap_find_ap(swjdp, AP_TYPE_APB_AP, &armv7a->debug_ap);
2856 if (retval != ERROR_OK) {
2857 LOG_ERROR("Could not find APB-AP for debug access");
2861 retval = mem_ap_init(armv7a->debug_ap);
2862 if (retval != ERROR_OK) {
2863 LOG_ERROR("Could not initialize the APB-AP");
2867 armv7a->debug_ap->memaccess_tck = 80;
2869 if (!target->dbgbase_set) {
2871 /* Get ROM Table base */
2873 int32_t coreidx = target->coreid;
2874 LOG_DEBUG("%s's dbgbase is not set, trying to detect using the ROM table",
2876 retval = dap_get_debugbase(armv7a->debug_ap, &dbgbase, &apid);
2877 if (retval != ERROR_OK)
2879 /* Lookup 0x15 -- Processor DAP */
2880 retval = dap_lookup_cs_component(armv7a->debug_ap, dbgbase, 0x15,
2881 &armv7a->debug_base, &coreidx);
2882 if (retval != ERROR_OK) {
2883 LOG_ERROR("Can't detect %s's dbgbase from the ROM table; you need to specify it explicitly.",
2887 LOG_DEBUG("Detected core %" PRId32 " dbgbase: %08" PRIx32,
2888 target->coreid, armv7a->debug_base);
2890 armv7a->debug_base = target->dbgbase;
2892 if ((armv7a->debug_base & (1UL<<31)) == 0)
2893 LOG_WARNING("Debug base address for target %s has bit 31 set to 0. Access to debug registers will likely fail!\n"
2894 "Please fix the target configuration.", target_name(target));
2896 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2897 armv7a->debug_base + CPUDBG_DIDR, &didr);
2898 if (retval != ERROR_OK) {
2899 LOG_DEBUG("Examine %s failed", "DIDR");
2903 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2904 armv7a->debug_base + CPUDBG_CPUID, &cpuid);
2905 if (retval != ERROR_OK) {
2906 LOG_DEBUG("Examine %s failed", "CPUID");
2910 LOG_DEBUG("didr = 0x%08" PRIx32, didr);
2911 LOG_DEBUG("cpuid = 0x%08" PRIx32, cpuid);
2913 cortex_a->didr = didr;
2914 cortex_a->cpuid = cpuid;
2916 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2917 armv7a->debug_base + CPUDBG_PRSR, &dbg_osreg);
2918 if (retval != ERROR_OK)
2920 LOG_DEBUG("target->coreid %" PRId32 " DBGPRSR 0x%" PRIx32, target->coreid, dbg_osreg);
2922 if ((dbg_osreg & PRSR_POWERUP_STATUS) == 0) {
2923 LOG_ERROR("target->coreid %" PRId32 " powered down!", target->coreid);
2924 target->state = TARGET_UNKNOWN; /* TARGET_NO_POWER? */
2925 return ERROR_TARGET_INIT_FAILED;
2928 if (dbg_osreg & PRSR_STICKY_RESET_STATUS)
2929 LOG_DEBUG("target->coreid %" PRId32 " was reset!", target->coreid);
2931 /* Read DBGOSLSR and check if OSLK is implemented */
2932 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2933 armv7a->debug_base + CPUDBG_OSLSR, &dbg_osreg);
2934 if (retval != ERROR_OK)
2936 LOG_DEBUG("target->coreid %" PRId32 " DBGOSLSR 0x%" PRIx32, target->coreid, dbg_osreg);
2938 /* check if OS Lock is implemented */
2939 if ((dbg_osreg & OSLSR_OSLM) == OSLSR_OSLM0 || (dbg_osreg & OSLSR_OSLM) == OSLSR_OSLM1) {
2940 /* check if OS Lock is set */
2941 if (dbg_osreg & OSLSR_OSLK) {
2942 LOG_DEBUG("target->coreid %" PRId32 " OSLock set! Trying to unlock", target->coreid);
2944 retval = mem_ap_write_atomic_u32(armv7a->debug_ap,
2945 armv7a->debug_base + CPUDBG_OSLAR,
2947 if (retval == ERROR_OK)
2948 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2949 armv7a->debug_base + CPUDBG_OSLSR, &dbg_osreg);
2951 /* if we fail to access the register or cannot reset the OSLK bit, bail out */
2952 if (retval != ERROR_OK || (dbg_osreg & OSLSR_OSLK) != 0) {
2953 LOG_ERROR("target->coreid %" PRId32 " OSLock sticky, core not powered?",
2955 target->state = TARGET_UNKNOWN; /* TARGET_NO_POWER? */
2956 return ERROR_TARGET_INIT_FAILED;
2961 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
2962 armv7a->debug_base + CPUDBG_ID_PFR1, &dbg_idpfr1);
2963 if (retval != ERROR_OK)
2966 if (dbg_idpfr1 & 0x000000f0) {
2967 LOG_DEBUG("target->coreid %" PRId32 " has security extensions",
2969 armv7a->arm.core_type = ARM_CORE_TYPE_SEC_EXT;
2971 if (dbg_idpfr1 & 0x0000f000) {
2972 LOG_DEBUG("target->coreid %" PRId32 " has virtualization extensions",
2975 * overwrite and simplify the checks.
2976 * virtualization extensions require implementation of security extension
2978 armv7a->arm.core_type = ARM_CORE_TYPE_VIRT_EXT;
2981 /* Avoid recreating the registers cache */
2982 if (!target_was_examined(target)) {
2983 retval = cortex_a_dpm_setup(cortex_a, didr);
2984 if (retval != ERROR_OK)
2988 /* Setup Breakpoint Register Pairs */
2989 cortex_a->brp_num = ((didr >> 24) & 0x0F) + 1;
2990 cortex_a->brp_num_context = ((didr >> 20) & 0x0F) + 1;
2991 cortex_a->brp_num_available = cortex_a->brp_num;
2992 free(cortex_a->brp_list);
2993 cortex_a->brp_list = calloc(cortex_a->brp_num, sizeof(struct cortex_a_brp));
2994 /* cortex_a->brb_enabled = ????; */
2995 for (i = 0; i < cortex_a->brp_num; i++) {
2996 cortex_a->brp_list[i].used = 0;
2997 if (i < (cortex_a->brp_num-cortex_a->brp_num_context))
2998 cortex_a->brp_list[i].type = BRP_NORMAL;
3000 cortex_a->brp_list[i].type = BRP_CONTEXT;
3001 cortex_a->brp_list[i].value = 0;
3002 cortex_a->brp_list[i].control = 0;
3003 cortex_a->brp_list[i].BRPn = i;
3006 LOG_DEBUG("Configured %i hw breakpoints", cortex_a->brp_num);
3008 /* Setup Watchpoint Register Pairs */
3009 cortex_a->wrp_num = ((didr >> 28) & 0x0F) + 1;
3010 cortex_a->wrp_num_available = cortex_a->brp_num;
3011 free(cortex_a->wrp_list);
3012 cortex_a->wrp_list = calloc(cortex_a->wrp_num, sizeof(struct cortex_a_wrp));
3013 for (i = 0; i < cortex_a->wrp_num; i++) {
3014 cortex_a->wrp_list[i].used = 0;
3015 cortex_a->wrp_list[i].value = 0;
3016 cortex_a->wrp_list[i].control = 0;
3017 cortex_a->wrp_list[i].WRPn = i;
3020 LOG_DEBUG("Configured %i hw watchpoints", cortex_a->wrp_num);
3022 /* select debug_ap as default */
3023 swjdp->apsel = armv7a->debug_ap->ap_num;
3025 target_set_examined(target);
3029 static int cortex_a_examine(struct target *target)
3031 int retval = ERROR_OK;
3033 /* Reestablish communication after target reset */
3034 retval = cortex_a_examine_first(target);
3036 /* Configure core debug access */
3037 if (retval == ERROR_OK)
3038 retval = cortex_a_init_debug_access(target);
3044 * Cortex-A target creation and initialization
3047 static int cortex_a_init_target(struct command_context *cmd_ctx,
3048 struct target *target)
3050 /* examine_first() does a bunch of this */
3051 arm_semihosting_init(target);
3055 static int cortex_a_init_arch_info(struct target *target,
3056 struct cortex_a_common *cortex_a, struct adiv5_dap *dap)
3058 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
3060 /* Setup struct cortex_a_common */
3061 cortex_a->common_magic = CORTEX_A_COMMON_MAGIC;
3062 armv7a->arm.dap = dap;
3064 /* register arch-specific functions */
3065 armv7a->examine_debug_reason = NULL;
3067 armv7a->post_debug_entry = cortex_a_post_debug_entry;
3069 armv7a->pre_restore_context = NULL;
3071 armv7a->armv7a_mmu.read_physical_memory = cortex_a_read_phys_memory;
3074 /* arm7_9->handle_target_request = cortex_a_handle_target_request; */
3076 /* REVISIT v7a setup should be in a v7a-specific routine */
3077 armv7a_init_arch_info(target, armv7a);
3078 target_register_timer_callback(cortex_a_handle_target_request, 1,
3079 TARGET_TIMER_TYPE_PERIODIC, target);
3084 static int cortex_a_target_create(struct target *target, Jim_Interp *interp)
3086 struct cortex_a_common *cortex_a;
3087 struct adiv5_private_config *pc;
3089 if (target->private_config == NULL)
3092 pc = (struct adiv5_private_config *)target->private_config;
3094 cortex_a = calloc(1, sizeof(struct cortex_a_common));
3095 if (cortex_a == NULL) {
3096 LOG_ERROR("Out of memory");
3099 cortex_a->common_magic = CORTEX_A_COMMON_MAGIC;
3100 cortex_a->armv7a_common.is_armv7r = false;
3101 cortex_a->armv7a_common.arm.arm_vfp_version = ARM_VFP_V3;
3103 return cortex_a_init_arch_info(target, cortex_a, pc->dap);
3106 static int cortex_r4_target_create(struct target *target, Jim_Interp *interp)
3108 struct cortex_a_common *cortex_a;
3109 struct adiv5_private_config *pc;
3111 pc = (struct adiv5_private_config *)target->private_config;
3112 if (adiv5_verify_config(pc) != ERROR_OK)
3115 cortex_a = calloc(1, sizeof(struct cortex_a_common));
3116 if (cortex_a == NULL) {
3117 LOG_ERROR("Out of memory");
3120 cortex_a->common_magic = CORTEX_A_COMMON_MAGIC;
3121 cortex_a->armv7a_common.is_armv7r = true;
3123 return cortex_a_init_arch_info(target, cortex_a, pc->dap);
3126 static void cortex_a_deinit_target(struct target *target)
3128 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
3129 struct armv7a_common *armv7a = &cortex_a->armv7a_common;
3130 struct arm_dpm *dpm = &armv7a->dpm;
3134 if (target_was_examined(target)) {
3135 /* Disable halt for breakpoint, watchpoint and vector catch */
3136 retval = mem_ap_read_atomic_u32(armv7a->debug_ap,
3137 armv7a->debug_base + CPUDBG_DSCR, &dscr);
3138 if (retval == ERROR_OK)
3139 mem_ap_write_atomic_u32(armv7a->debug_ap,
3140 armv7a->debug_base + CPUDBG_DSCR,
3141 dscr & ~DSCR_HALT_DBG_MODE);
3144 free(cortex_a->brp_list);
3145 arm_free_reg_cache(dpm->arm);
3148 free(target->private_config);
3152 static int cortex_a_mmu(struct target *target, int *enabled)
3154 struct armv7a_common *armv7a = target_to_armv7a(target);
3156 if (target->state != TARGET_HALTED) {
3157 LOG_ERROR("%s: target not halted", __func__);
3158 return ERROR_TARGET_INVALID;
3161 if (armv7a->is_armv7r)
3164 *enabled = target_to_cortex_a(target)->armv7a_common.armv7a_mmu.mmu_enabled;
3169 static int cortex_a_virt2phys(struct target *target,
3170 target_addr_t virt, target_addr_t *phys)
3173 int mmu_enabled = 0;
3176 * If the MMU was not enabled at debug entry, there is no
3177 * way of knowing if there was ever a valid configuration
3178 * for it and thus it's not safe to enable it. In this case,
3179 * just return the virtual address as physical.
3181 cortex_a_mmu(target, &mmu_enabled);
3187 /* mmu must be enable in order to get a correct translation */
3188 retval = cortex_a_mmu_modify(target, 1);
3189 if (retval != ERROR_OK)
3191 return armv7a_mmu_translate_va_pa(target, (uint32_t)virt,
3195 COMMAND_HANDLER(cortex_a_handle_cache_info_command)
3197 struct target *target = get_current_target(CMD_CTX);
3198 struct armv7a_common *armv7a = target_to_armv7a(target);
3200 return armv7a_handle_cache_info_command(CMD,
3201 &armv7a->armv7a_mmu.armv7a_cache);
3205 COMMAND_HANDLER(cortex_a_handle_dbginit_command)
3207 struct target *target = get_current_target(CMD_CTX);
3208 if (!target_was_examined(target)) {
3209 LOG_ERROR("target not examined yet");
3213 return cortex_a_init_debug_access(target);
3216 COMMAND_HANDLER(handle_cortex_a_mask_interrupts_command)
3218 struct target *target = get_current_target(CMD_CTX);
3219 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
3221 static const Jim_Nvp nvp_maskisr_modes[] = {
3222 { .name = "off", .value = CORTEX_A_ISRMASK_OFF },
3223 { .name = "on", .value = CORTEX_A_ISRMASK_ON },
3224 { .name = NULL, .value = -1 },
3229 n = Jim_Nvp_name2value_simple(nvp_maskisr_modes, CMD_ARGV[0]);
3230 if (n->name == NULL) {
3231 LOG_ERROR("Unknown parameter: %s - should be off or on", CMD_ARGV[0]);
3232 return ERROR_COMMAND_SYNTAX_ERROR;
3235 cortex_a->isrmasking_mode = n->value;
3238 n = Jim_Nvp_value2name_simple(nvp_maskisr_modes, cortex_a->isrmasking_mode);
3239 command_print(CMD, "cortex_a interrupt mask %s", n->name);
3244 COMMAND_HANDLER(handle_cortex_a_dacrfixup_command)
3246 struct target *target = get_current_target(CMD_CTX);
3247 struct cortex_a_common *cortex_a = target_to_cortex_a(target);
3249 static const Jim_Nvp nvp_dacrfixup_modes[] = {
3250 { .name = "off", .value = CORTEX_A_DACRFIXUP_OFF },
3251 { .name = "on", .value = CORTEX_A_DACRFIXUP_ON },
3252 { .name = NULL, .value = -1 },
3257 n = Jim_Nvp_name2value_simple(nvp_dacrfixup_modes, CMD_ARGV[0]);
3258 if (n->name == NULL)
3259 return ERROR_COMMAND_SYNTAX_ERROR;
3260 cortex_a->dacrfixup_mode = n->value;
3264 n = Jim_Nvp_value2name_simple(nvp_dacrfixup_modes, cortex_a->dacrfixup_mode);
3265 command_print(CMD, "cortex_a domain access control fixup %s", n->name);
3270 static const struct command_registration cortex_a_exec_command_handlers[] = {
3272 .name = "cache_info",
3273 .handler = cortex_a_handle_cache_info_command,
3274 .mode = COMMAND_EXEC,
3275 .help = "display information about target caches",
3280 .handler = cortex_a_handle_dbginit_command,
3281 .mode = COMMAND_EXEC,
3282 .help = "Initialize core debug",
3287 .handler = handle_cortex_a_mask_interrupts_command,
3288 .mode = COMMAND_ANY,
3289 .help = "mask cortex_a interrupts",
3290 .usage = "['on'|'off']",
3293 .name = "dacrfixup",
3294 .handler = handle_cortex_a_dacrfixup_command,
3295 .mode = COMMAND_ANY,
3296 .help = "set domain access control (DACR) to all-manager "
3298 .usage = "['on'|'off']",
3301 .chain = armv7a_mmu_command_handlers,
3304 .chain = smp_command_handlers,
3307 COMMAND_REGISTRATION_DONE
3309 static const struct command_registration cortex_a_command_handlers[] = {
3311 .chain = arm_command_handlers,
3314 .chain = armv7a_command_handlers,
3318 .mode = COMMAND_ANY,
3319 .help = "Cortex-A command group",
3321 .chain = cortex_a_exec_command_handlers,
3323 COMMAND_REGISTRATION_DONE
3326 struct target_type cortexa_target = {
3329 .poll = cortex_a_poll,
3330 .arch_state = armv7a_arch_state,
3332 .halt = cortex_a_halt,
3333 .resume = cortex_a_resume,
3334 .step = cortex_a_step,
3336 .assert_reset = cortex_a_assert_reset,
3337 .deassert_reset = cortex_a_deassert_reset,
3339 /* REVISIT allow exporting VFP3 registers ... */
3340 .get_gdb_arch = arm_get_gdb_arch,
3341 .get_gdb_reg_list = arm_get_gdb_reg_list,
3343 .read_memory = cortex_a_read_memory,
3344 .write_memory = cortex_a_write_memory,
3346 .read_buffer = cortex_a_read_buffer,
3347 .write_buffer = cortex_a_write_buffer,
3349 .checksum_memory = arm_checksum_memory,
3350 .blank_check_memory = arm_blank_check_memory,
3352 .run_algorithm = armv4_5_run_algorithm,
3354 .add_breakpoint = cortex_a_add_breakpoint,
3355 .add_context_breakpoint = cortex_a_add_context_breakpoint,
3356 .add_hybrid_breakpoint = cortex_a_add_hybrid_breakpoint,
3357 .remove_breakpoint = cortex_a_remove_breakpoint,
3358 .add_watchpoint = cortex_a_add_watchpoint,
3359 .remove_watchpoint = cortex_a_remove_watchpoint,
3361 .commands = cortex_a_command_handlers,
3362 .target_create = cortex_a_target_create,
3363 .target_jim_configure = adiv5_jim_configure,
3364 .init_target = cortex_a_init_target,
3365 .examine = cortex_a_examine,
3366 .deinit_target = cortex_a_deinit_target,
3368 .read_phys_memory = cortex_a_read_phys_memory,
3369 .write_phys_memory = cortex_a_write_phys_memory,
3370 .mmu = cortex_a_mmu,
3371 .virt2phys = cortex_a_virt2phys,
3374 static const struct command_registration cortex_r4_exec_command_handlers[] = {
3377 .handler = cortex_a_handle_dbginit_command,
3378 .mode = COMMAND_EXEC,
3379 .help = "Initialize core debug",
3384 .handler = handle_cortex_a_mask_interrupts_command,
3385 .mode = COMMAND_EXEC,
3386 .help = "mask cortex_r4 interrupts",
3387 .usage = "['on'|'off']",
3390 COMMAND_REGISTRATION_DONE
3392 static const struct command_registration cortex_r4_command_handlers[] = {
3394 .chain = arm_command_handlers,
3397 .name = "cortex_r4",
3398 .mode = COMMAND_ANY,
3399 .help = "Cortex-R4 command group",
3401 .chain = cortex_r4_exec_command_handlers,
3403 COMMAND_REGISTRATION_DONE
3406 struct target_type cortexr4_target = {
3407 .name = "cortex_r4",
3409 .poll = cortex_a_poll,
3410 .arch_state = armv7a_arch_state,
3412 .halt = cortex_a_halt,
3413 .resume = cortex_a_resume,
3414 .step = cortex_a_step,
3416 .assert_reset = cortex_a_assert_reset,
3417 .deassert_reset = cortex_a_deassert_reset,
3419 /* REVISIT allow exporting VFP3 registers ... */
3420 .get_gdb_arch = arm_get_gdb_arch,
3421 .get_gdb_reg_list = arm_get_gdb_reg_list,
3423 .read_memory = cortex_a_read_phys_memory,
3424 .write_memory = cortex_a_write_phys_memory,
3426 .checksum_memory = arm_checksum_memory,
3427 .blank_check_memory = arm_blank_check_memory,
3429 .run_algorithm = armv4_5_run_algorithm,
3431 .add_breakpoint = cortex_a_add_breakpoint,
3432 .add_context_breakpoint = cortex_a_add_context_breakpoint,
3433 .add_hybrid_breakpoint = cortex_a_add_hybrid_breakpoint,
3434 .remove_breakpoint = cortex_a_remove_breakpoint,
3435 .add_watchpoint = cortex_a_add_watchpoint,
3436 .remove_watchpoint = cortex_a_remove_watchpoint,
3438 .commands = cortex_r4_command_handlers,
3439 .target_create = cortex_r4_target_create,
3440 .target_jim_configure = adiv5_jim_configure,
3441 .init_target = cortex_a_init_target,
3442 .examine = cortex_a_examine,
3443 .deinit_target = cortex_a_deinit_target,