1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (C) 2015 by Matthias Welwarsky <matthias.welwarsky@sysgo.com>
15 #include "armv8_opcodes.h"
17 static const uint32_t a64_opcodes[ARMV8_OPC_NUM] = {
18 [READ_REG_CTR] = ARMV8_MRS(SYSTEM_CTR, 0),
19 [READ_REG_CLIDR] = ARMV8_MRS(SYSTEM_CLIDR, 0),
20 [READ_REG_CSSELR] = ARMV8_MRS(SYSTEM_CSSELR, 0),
21 [READ_REG_CCSIDR] = ARMV8_MRS(SYSTEM_CCSIDR, 0),
22 [WRITE_REG_CSSELR] = ARMV8_MSR_GP(SYSTEM_CSSELR, 0),
23 [READ_REG_MPIDR] = ARMV8_MRS(SYSTEM_MPIDR, 0),
24 [READ_REG_DTRRX] = ARMV8_MRS(SYSTEM_DBG_DTRRX_EL0, 0),
25 [WRITE_REG_DTRTX] = ARMV8_MSR_GP(SYSTEM_DBG_DTRTX_EL0, 0),
26 [WRITE_REG_DSPSR] = ARMV8_MSR_DSPSR(0),
27 [READ_REG_DSPSR] = ARMV8_MRS_DSPSR(0),
28 [ARMV8_OPC_DSB_SY] = ARMV8_DSB_SY,
29 [ARMV8_OPC_DCPS] = ARMV8_DCPS(0, 11),
30 [ARMV8_OPC_DRPS] = ARMV8_DRPS,
31 [ARMV8_OPC_ISB_SY] = ARMV8_ISB,
32 [ARMV8_OPC_DCCISW] = ARMV8_SYS(SYSTEM_DCCISW, 0),
33 [ARMV8_OPC_DCCIVAC] = ARMV8_SYS(SYSTEM_DCCIVAC, 0),
34 [ARMV8_OPC_ICIVAU] = ARMV8_SYS(SYSTEM_ICIVAU, 0),
35 [ARMV8_OPC_HLT] = ARMV8_HLT(11),
36 [ARMV8_OPC_LDRB_IP] = ARMV8_LDRB_IP(1, 0),
37 [ARMV8_OPC_LDRH_IP] = ARMV8_LDRH_IP(1, 0),
38 [ARMV8_OPC_LDRW_IP] = ARMV8_LDRW_IP(1, 0),
39 [ARMV8_OPC_STRB_IP] = ARMV8_STRB_IP(1, 0),
40 [ARMV8_OPC_STRH_IP] = ARMV8_STRH_IP(1, 0),
41 [ARMV8_OPC_STRW_IP] = ARMV8_STRW_IP(1, 0),
44 static const uint32_t t32_opcodes[ARMV8_OPC_NUM] = {
45 [READ_REG_CTR] = ARMV4_5_MRC(15, 0, 0, 0, 0, 1),
46 [READ_REG_CLIDR] = ARMV4_5_MRC(15, 1, 0, 0, 0, 1),
47 [READ_REG_CSSELR] = ARMV4_5_MRC(15, 2, 0, 0, 0, 0),
48 [READ_REG_CCSIDR] = ARMV4_5_MRC(15, 1, 0, 0, 0, 0),
49 [WRITE_REG_CSSELR] = ARMV4_5_MCR(15, 2, 0, 0, 0, 0),
50 [READ_REG_MPIDR] = ARMV4_5_MRC(15, 0, 0, 0, 0, 5),
51 [READ_REG_DTRRX] = ARMV4_5_MRC(14, 0, 0, 0, 5, 0),
52 [WRITE_REG_DTRTX] = ARMV4_5_MCR(14, 0, 0, 0, 5, 0),
53 [WRITE_REG_DSPSR] = ARMV8_MCR_DSPSR(0),
54 [READ_REG_DSPSR] = ARMV8_MRC_DSPSR(0),
55 [ARMV8_OPC_DSB_SY] = ARMV8_DSB_SY_T1,
56 [ARMV8_OPC_DCPS] = ARMV8_DCPS_T1(0),
57 [ARMV8_OPC_DRPS] = ARMV8_ERET_T1,
58 [ARMV8_OPC_ISB_SY] = ARMV8_ISB_SY_T1,
59 [ARMV8_OPC_DCCISW] = ARMV4_5_MCR(15, 0, 0, 7, 14, 2),
60 [ARMV8_OPC_DCCIVAC] = ARMV4_5_MCR(15, 0, 0, 7, 14, 1),
61 [ARMV8_OPC_ICIVAU] = ARMV4_5_MCR(15, 0, 0, 7, 5, 1),
62 [ARMV8_OPC_HLT] = ARMV8_HLT_T1(11),
63 [ARMV8_OPC_LDRB_IP] = ARMV8_LDRB_IP_T3(1, 0),
64 [ARMV8_OPC_LDRH_IP] = ARMV8_LDRH_IP_T3(1, 0),
65 [ARMV8_OPC_LDRW_IP] = ARMV8_LDRW_IP_T3(1, 0),
66 [ARMV8_OPC_STRB_IP] = ARMV8_STRB_IP_T3(1, 0),
67 [ARMV8_OPC_STRH_IP] = ARMV8_STRH_IP_T3(1, 0),
68 [ARMV8_OPC_STRW_IP] = ARMV8_STRW_IP_T3(1, 0),
71 void armv8_select_opcodes(struct armv8_common *armv8, bool state_is_aarch64)
74 armv8->opcodes = &a64_opcodes[0];
76 armv8->opcodes = &t32_opcodes[0];
79 uint32_t armv8_opcode(struct armv8_common *armv8, enum armv8_opcode code)
81 if ((int)code >= ARMV8_OPC_NUM)
84 return *(armv8->opcodes + code);