1 /***************************************************************************
\r
2 * Copyright (C) 2005 by Dominic Rath *
\r
3 * Dominic.Rath@gmx.de *
\r
5 * This program is free software; you can redistribute it and/or modify *
\r
6 * it under the terms of the GNU General Public License as published by *
\r
7 * the Free Software Foundation; either version 2 of the License, or *
\r
8 * (at your option) any later version. *
\r
10 * This program is distributed in the hope that it will be useful, *
\r
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
\r
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
\r
13 * GNU General Public License for more details. *
\r
15 * You should have received a copy of the GNU General Public License *
\r
16 * along with this program; if not, write to the *
\r
17 * Free Software Foundation, Inc., *
\r
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
\r
19 ***************************************************************************/
\r
20 #ifdef HAVE_CONFIG_H
\r
24 #include "arm966e.h"
\r
26 #include "arm7_9_common.h"
\r
27 #include "register.h"
\r
29 #include "armv4_5.h"
\r
30 #include "embeddedice.h"
\r
33 #include "arm_jtag.h"
\r
39 #define _DEBUG_INSTRUCTION_EXECUTION_
\r
43 int arm966e_register_commands(struct command_context_s *cmd_ctx);
\r
45 /* forward declarations */
\r
46 int arm966e_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target);
\r
47 int arm966e_init_target(struct command_context_s *cmd_ctx, struct target_s *target);
\r
48 int arm966e_quit(void);
\r
50 target_type_t arm966e_target =
\r
54 .poll = arm7_9_poll,
\r
55 .arch_state = armv4_5_arch_state,
\r
57 .target_request_data = arm7_9_target_request_data,
\r
59 .halt = arm7_9_halt,
\r
60 .resume = arm7_9_resume,
\r
61 .step = arm7_9_step,
\r
63 .assert_reset = arm7_9_assert_reset,
\r
64 .deassert_reset = arm7_9_deassert_reset,
\r
65 .soft_reset_halt = arm7_9_soft_reset_halt,
\r
66 .prepare_reset_halt = arm7_9_prepare_reset_halt,
\r
68 .get_gdb_reg_list = armv4_5_get_gdb_reg_list,
\r
70 .read_memory = arm7_9_read_memory,
\r
71 .write_memory = arm7_9_write_memory,
\r
72 .bulk_write_memory = arm7_9_bulk_write_memory,
\r
73 .checksum_memory = arm7_9_checksum_memory,
\r
75 .run_algorithm = armv4_5_run_algorithm,
\r
77 .add_breakpoint = arm7_9_add_breakpoint,
\r
78 .remove_breakpoint = arm7_9_remove_breakpoint,
\r
79 .add_watchpoint = arm7_9_add_watchpoint,
\r
80 .remove_watchpoint = arm7_9_remove_watchpoint,
\r
82 .register_commands = arm966e_register_commands,
\r
83 .target_command = arm966e_target_command,
\r
84 .init_target = arm966e_init_target,
\r
85 .quit = arm966e_quit,
\r
88 int arm966e_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
\r
90 arm9tdmi_init_target(cmd_ctx, target);
\r
95 int arm966e_quit(void)
\r
101 int arm966e_init_arch_info(target_t *target, arm966e_common_t *arm966e, int chain_pos, char *variant)
\r
103 arm9tdmi_common_t *arm9tdmi = &arm966e->arm9tdmi_common;
\r
104 arm7_9_common_t *arm7_9 = &arm9tdmi->arm7_9_common;
\r
106 arm9tdmi_init_arch_info(target, arm9tdmi, chain_pos, variant);
\r
108 arm9tdmi->arch_info = arm966e;
\r
109 arm966e->common_magic = ARM966E_COMMON_MAGIC;
\r
111 /* The ARM966E-S implements the ARMv5TE architecture which
\r
112 * has the BKPT instruction, so we don't have to use a watchpoint comparator
\r
114 arm7_9->arm_bkpt = ARMV5_BKPT(0x0);
\r
115 arm7_9->thumb_bkpt = ARMV5_T_BKPT(0x0) & 0xffff;
\r
117 arm7_9->sw_bkpts_use_wp = 0;
\r
118 arm7_9->sw_bkpts_enabled = 1;
\r
123 int arm966e_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target)
\r
126 char *variant = NULL;
\r
127 arm966e_common_t *arm966e = malloc(sizeof(arm966e_common_t));
\r
131 ERROR("'target arm966e' requires at least one additional argument");
\r
135 chain_pos = strtoul(args[3], NULL, 0);
\r
140 DEBUG("chain_pos: %i, variant: %s", chain_pos, variant);
\r
142 arm966e_init_arch_info(target, arm966e, chain_pos, variant);
\r
147 int arm966e_get_arch_pointers(target_t *target, armv4_5_common_t **armv4_5_p, arm7_9_common_t **arm7_9_p, arm9tdmi_common_t **arm9tdmi_p, arm966e_common_t **arm966e_p)
\r
149 armv4_5_common_t *armv4_5 = target->arch_info;
\r
150 arm7_9_common_t *arm7_9;
\r
151 arm9tdmi_common_t *arm9tdmi;
\r
152 arm966e_common_t *arm966e;
\r
154 if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
\r
159 arm7_9 = armv4_5->arch_info;
\r
160 if (arm7_9->common_magic != ARM7_9_COMMON_MAGIC)
\r
165 arm9tdmi = arm7_9->arch_info;
\r
166 if (arm9tdmi->common_magic != ARM9TDMI_COMMON_MAGIC)
\r
171 arm966e = arm9tdmi->arch_info;
\r
172 if (arm966e->common_magic != ARM966E_COMMON_MAGIC)
\r
177 *armv4_5_p = armv4_5;
\r
178 *arm7_9_p = arm7_9;
\r
179 *arm9tdmi_p = arm9tdmi;
\r
180 *arm966e_p = arm966e;
\r
185 int arm966e_read_cp15(target_t *target, int reg_addr, u32 *value)
\r
187 armv4_5_common_t *armv4_5 = target->arch_info;
\r
188 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
\r
189 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
\r
190 scan_field_t fields[3];
\r
191 u8 reg_addr_buf = reg_addr & 0x3f;
\r
194 jtag_add_end_state(TAP_RTI);
\r
195 arm_jtag_scann(jtag_info, 0xf);
\r
196 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
\r
198 fields[0].device = jtag_info->chain_pos;
\r
199 fields[0].num_bits = 32;
\r
200 fields[0].out_value = NULL;
\r
201 fields[0].out_mask = NULL;
\r
202 fields[0].in_value = NULL;
\r
203 fields[0].in_check_value = NULL;
\r
204 fields[0].in_check_mask = NULL;
\r
205 fields[0].in_handler = NULL;
\r
206 fields[0].in_handler_priv = NULL;
\r
208 fields[1].device = jtag_info->chain_pos;
\r
209 fields[1].num_bits = 6;
\r
210 fields[1].out_value = ®_addr_buf;
\r
211 fields[1].out_mask = NULL;
\r
212 fields[1].in_value = NULL;
\r
213 fields[1].in_check_value = NULL;
\r
214 fields[1].in_check_mask = NULL;
\r
215 fields[1].in_handler = NULL;
\r
216 fields[1].in_handler_priv = NULL;
\r
218 fields[2].device = jtag_info->chain_pos;
\r
219 fields[2].num_bits = 1;
\r
220 fields[2].out_value = &nr_w_buf;
\r
221 fields[2].out_mask = NULL;
\r
222 fields[2].in_value = NULL;
\r
223 fields[2].in_check_value = NULL;
\r
224 fields[2].in_check_mask = NULL;
\r
225 fields[2].in_handler = NULL;
\r
226 fields[2].in_handler_priv = NULL;
\r
228 jtag_add_dr_scan(3, fields, -1);
\r
230 fields[0].in_handler_priv = value;
\r
231 fields[0].in_handler = arm_jtag_buf_to_u32;
\r
233 jtag_add_dr_scan(3, fields, -1);
\r
235 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
\r
236 jtag_execute_queue();
\r
237 DEBUG("addr: 0x%x value: %8.8x", reg_addr, *value);
\r
243 int arm966e_write_cp15(target_t *target, int reg_addr, u32 value)
\r
245 armv4_5_common_t *armv4_5 = target->arch_info;
\r
246 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
\r
247 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
\r
248 scan_field_t fields[3];
\r
249 u8 reg_addr_buf = reg_addr & 0x3f;
\r
253 buf_set_u32(value_buf, 0, 32, value);
\r
255 jtag_add_end_state(TAP_RTI);
\r
256 arm_jtag_scann(jtag_info, 0xf);
\r
257 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
\r
259 fields[0].device = jtag_info->chain_pos;
\r
260 fields[0].num_bits = 32;
\r
261 fields[0].out_value = value_buf;
\r
262 fields[0].out_mask = NULL;
\r
263 fields[0].in_value = NULL;
\r
264 fields[0].in_check_value = NULL;
\r
265 fields[0].in_check_mask = NULL;
\r
266 fields[0].in_handler = NULL;
\r
267 fields[0].in_handler_priv = NULL;
\r
269 fields[1].device = jtag_info->chain_pos;
\r
270 fields[1].num_bits = 6;
\r
271 fields[1].out_value = ®_addr_buf;
\r
272 fields[1].out_mask = NULL;
\r
273 fields[1].in_value = NULL;
\r
274 fields[1].in_check_value = NULL;
\r
275 fields[1].in_check_mask = NULL;
\r
276 fields[1].in_handler = NULL;
\r
277 fields[1].in_handler_priv = NULL;
\r
279 fields[2].device = jtag_info->chain_pos;
\r
280 fields[2].num_bits = 1;
\r
281 fields[2].out_value = &nr_w_buf;
\r
282 fields[2].out_mask = NULL;
\r
283 fields[2].in_value = NULL;
\r
284 fields[2].in_check_value = NULL;
\r
285 fields[2].in_check_mask = NULL;
\r
286 fields[2].in_handler = NULL;
\r
287 fields[2].in_handler_priv = NULL;
\r
289 jtag_add_dr_scan(3, fields, -1);
\r
291 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
\r
292 DEBUG("addr: 0x%x value: %8.8x", reg_addr, value);
\r
298 int arm966e_handle_cp15_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
\r
301 target_t *target = get_current_target(cmd_ctx);
\r
302 armv4_5_common_t *armv4_5;
\r
303 arm7_9_common_t *arm7_9;
\r
304 arm9tdmi_common_t *arm9tdmi;
\r
305 arm966e_common_t *arm966e;
\r
306 arm_jtag_t *jtag_info;
\r
308 if (arm966e_get_arch_pointers(target, &armv4_5, &arm7_9, &arm9tdmi, &arm966e) != ERROR_OK)
\r
310 command_print(cmd_ctx, "current target isn't an ARM966e target");
\r
314 jtag_info = &arm7_9->jtag_info;
\r
316 if (target->state != TARGET_HALTED)
\r
318 command_print(cmd_ctx, "target must be stopped for \"%s\" command", cmd);
\r
322 /* one or more argument, access a single register (write if second argument is given */
\r
325 int address = strtoul(args[0], NULL, 0);
\r
330 if ((retval = arm966e_read_cp15(target, address, &value)) != ERROR_OK)
\r
332 command_print(cmd_ctx, "couldn't access reg %i", address);
\r
335 jtag_execute_queue();
\r
337 command_print(cmd_ctx, "%i: %8.8x", address, value);
\r
339 else if (argc == 2)
\r
341 u32 value = strtoul(args[1], NULL, 0);
\r
342 if ((retval = arm966e_write_cp15(target, address, value)) != ERROR_OK)
\r
344 command_print(cmd_ctx, "couldn't access reg %i", address);
\r
347 command_print(cmd_ctx, "%i: %8.8x", address, value);
\r
354 int arm966e_register_commands(struct command_context_s *cmd_ctx)
\r
357 command_t *arm966e_cmd;
\r
359 retval = arm9tdmi_register_commands(cmd_ctx);
\r
360 arm966e_cmd = register_command(cmd_ctx, NULL, "arm966e", NULL, COMMAND_ANY, "arm966e specific commands");
\r
361 register_command(cmd_ctx, arm966e_cmd, "cp15", arm966e_handle_cp15_command, COMMAND_EXEC, "display/modify cp15 register <num> [value]");
\r