1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * Copyright (C) 2007,2008 Øyvind Harboe *
9 * oyvind.harboe@zylin.com *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
32 #include "arm7_9_common.h"
36 #include "embeddedice.h"
46 #define _DEBUG_INSTRUCTION_EXECUTION_
49 /* forward declarations */
51 int arm7tdmi_target_create(struct target_s *target,Jim_Interp *interp);
52 int arm7tdmi_quit(void);
54 /* target function declarations */
55 int arm7tdmi_poll(struct target_s *target);
56 int arm7tdmi_halt(target_t *target);
58 target_type_t arm7tdmi_target =
63 .arch_state = armv4_5_arch_state,
65 .target_request_data = arm7_9_target_request_data,
68 .resume = arm7_9_resume,
71 .assert_reset = arm7_9_assert_reset,
72 .deassert_reset = arm7_9_deassert_reset,
73 .soft_reset_halt = arm7_9_soft_reset_halt,
75 .get_gdb_reg_list = armv4_5_get_gdb_reg_list,
77 .read_memory = arm7_9_read_memory,
78 .write_memory = arm7_9_write_memory,
79 .bulk_write_memory = arm7_9_bulk_write_memory,
80 .checksum_memory = arm7_9_checksum_memory,
81 .blank_check_memory = arm7_9_blank_check_memory,
83 .run_algorithm = armv4_5_run_algorithm,
85 .add_breakpoint = arm7_9_add_breakpoint,
86 .remove_breakpoint = arm7_9_remove_breakpoint,
87 .add_watchpoint = arm7_9_add_watchpoint,
88 .remove_watchpoint = arm7_9_remove_watchpoint,
90 .register_commands = arm7tdmi_register_commands,
91 .target_create = arm7tdmi_target_create,
92 .init_target = arm7tdmi_init_target,
93 .examine = arm7tdmi_examine,
97 int arm7tdmi_examine_debug_reason(target_t *target)
99 int retval = ERROR_OK;
100 /* get pointers to arch-specific information */
101 armv4_5_common_t *armv4_5 = target->arch_info;
102 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
104 /* only check the debug reason if we don't know it already */
105 if ((target->debug_reason != DBG_REASON_DBGRQ)
106 && (target->debug_reason != DBG_REASON_SINGLESTEP))
108 scan_field_t fields[2];
112 jtag_add_end_state(TAP_DRPAUSE);
114 fields[0].tap = arm7_9->jtag_info.tap;
115 fields[0].num_bits = 1;
116 fields[0].out_value = NULL;
117 fields[0].in_value = &breakpoint;
118 fields[0].in_handler = NULL;
120 fields[1].tap = arm7_9->jtag_info.tap;
121 fields[1].num_bits = 32;
122 fields[1].out_value = NULL;
123 fields[1].in_value = databus;
124 fields[1].in_handler = NULL;
126 if((retval = arm_jtag_scann(&arm7_9->jtag_info, 0x1)) != ERROR_OK)
130 arm_jtag_set_instr(&arm7_9->jtag_info, arm7_9->jtag_info.intest_instr, NULL);
132 jtag_add_dr_scan(2, fields, TAP_DRPAUSE);
133 if((retval = jtag_execute_queue()) != ERROR_OK)
138 fields[0].in_value = NULL;
139 fields[0].out_value = &breakpoint;
140 fields[1].in_value = NULL;
141 fields[1].out_value = databus;
143 jtag_add_dr_scan(2, fields, TAP_DRPAUSE);
146 target->debug_reason = DBG_REASON_WATCHPOINT;
148 target->debug_reason = DBG_REASON_BREAKPOINT;
154 static int arm7tdmi_num_bits[]={1, 32};
155 static __inline int arm7tdmi_clock_out_inner(arm_jtag_t *jtag_info, u32 out, int breakpoint)
157 u32 values[2]={breakpoint, flip_u32(out, 32)};
159 jtag_add_dr_out(jtag_info->tap,
165 jtag_add_runtest(0, TAP_INVALID);
170 /* put an instruction in the ARM7TDMI pipeline or write the data bus, and optionally read data */
171 static __inline int arm7tdmi_clock_out(arm_jtag_t *jtag_info, u32 out, u32 *deprecated, int breakpoint)
173 jtag_add_end_state(TAP_DRPAUSE);
174 arm_jtag_scann(jtag_info, 0x1);
175 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
177 return arm7tdmi_clock_out_inner(jtag_info, out, breakpoint);
180 /* clock the target, reading the databus */
181 int arm7tdmi_clock_data_in(arm_jtag_t *jtag_info, u32 *in)
183 int retval = ERROR_OK;
184 scan_field_t fields[2];
186 jtag_add_end_state(TAP_DRPAUSE);
187 if((retval = arm_jtag_scann(jtag_info, 0x1)) != ERROR_OK)
191 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
193 fields[0].tap = jtag_info->tap;
194 fields[0].num_bits = 1;
195 fields[0].out_value = NULL;
196 fields[0].in_value = NULL;
197 fields[0].in_handler = NULL;
200 fields[1].tap = jtag_info->tap;
201 fields[1].num_bits = 32;
202 fields[1].out_value = NULL;
204 fields[1].in_value = tmp;
205 fields[1].in_handler = NULL;
207 jtag_add_dr_scan_now(2, fields, TAP_INVALID);
209 if (jtag_error==ERROR_OK)
211 *in=flip_u32(le_to_h_u32(tmp), 32);
214 jtag_add_runtest(0, TAP_INVALID);
216 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
218 if((retval = jtag_execute_queue()) != ERROR_OK)
225 LOG_DEBUG("in: 0x%8.8x", *in);
229 LOG_ERROR("BUG: called with in == NULL");
237 /* clock the target, and read the databus
238 * the *in pointer points to a buffer where elements of 'size' bytes
239 * are stored in big (be==1) or little (be==0) endianness
241 int arm7tdmi_clock_data_in_endianness(arm_jtag_t *jtag_info, void *in, int size, int be)
243 int retval = ERROR_OK;
244 scan_field_t fields[2];
246 jtag_add_end_state(TAP_DRPAUSE);
247 if((retval = arm_jtag_scann(jtag_info, 0x1)) != ERROR_OK)
251 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
253 fields[0].tap = jtag_info->tap;
254 fields[0].num_bits = 1;
255 fields[0].out_value = NULL;
256 fields[0].in_value = NULL;
257 fields[0].in_handler = NULL;
260 fields[1].tap = jtag_info->tap;
261 fields[1].num_bits = 32;
262 fields[1].out_value = NULL;
263 fields[1].in_value = NULL;
267 fields[1].in_handler = (be) ? arm_jtag_buf_to_be32_flip : arm_jtag_buf_to_le32_flip; /* deprecated! invoke this from user code! */
270 fields[1].in_handler = (be) ? arm_jtag_buf_to_be16_flip : arm_jtag_buf_to_le16_flip; /* deprecated! invoke this from user code! */
273 fields[1].in_handler = arm_jtag_buf_to_8_flip; /* deprecated! invoke this from user code! */
276 fields[1].in_handler_priv = in;
280 jtag_add_dr_scan(2, fields, TAP_INVALID);
282 jtag_add_runtest(0, TAP_INVALID);
284 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
286 if((retval = jtag_execute_queue()) != ERROR_OK)
293 LOG_DEBUG("in: 0x%8.8x", *(u32*)in);
297 LOG_ERROR("BUG: called with in == NULL");
305 void arm7tdmi_change_to_arm(target_t *target, u32 *r0, u32 *pc)
307 /* get pointers to arch-specific information */
308 armv4_5_common_t *armv4_5 = target->arch_info;
309 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
310 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
312 /* save r0 before using it and put system in ARM state
313 * to allow common handling of ARM and THUMB debugging */
315 /* fetch STR r0, [r0] */
316 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_STR(0, 0), NULL, 0);
317 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
318 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
319 /* nothing fetched, STR r0, [r0] in Execute (2) */
320 arm7tdmi_clock_data_in(jtag_info, r0);
322 /* MOV r0, r15 fetched, STR in Decode */
323 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_MOV(0, 15), NULL, 0);
324 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_STR(0, 0), NULL, 0);
325 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
326 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
327 /* nothing fetched, STR r0, [r0] in Execute (2) */
328 arm7tdmi_clock_data_in(jtag_info, pc);
330 /* use pc-relative LDR to clear r0[1:0] (for switch to ARM mode) */
331 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_LDR_PCREL(0), NULL, 0);
332 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
333 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
334 /* nothing fetched, data for LDR r0, [PC, #0] */
335 arm7tdmi_clock_out(jtag_info, 0x0, NULL, 0);
336 /* nothing fetched, data from previous cycle is written to register */
337 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
340 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_BX(0), NULL, 0);
341 /* NOP fetched, BX in Decode, MOV in Execute */
342 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
343 /* NOP fetched, BX in Execute (1) */
344 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
346 jtag_execute_queue();
348 /* fix program counter:
349 * MOV r0, r15 was the 4th instruction (+6)
350 * reading PC in Thumb state gives address of instruction + 4
355 void arm7tdmi_read_core_regs(target_t *target, u32 mask, u32* core_regs[16])
358 /* get pointers to arch-specific information */
359 armv4_5_common_t *armv4_5 = target->arch_info;
360 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
361 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
363 /* STMIA r0-15, [r0] at debug speed
364 * register values will start to appear on 4th DCLK
366 arm7tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, mask & 0xffff, 0, 0), NULL, 0);
368 /* fetch NOP, STM in DECODE stage */
369 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
370 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
371 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
373 for (i = 0; i <= 15; i++)
376 /* nothing fetched, STM still in EXECUTE (1+i cycle) */
377 arm7tdmi_clock_data_in(jtag_info, core_regs[i]);
381 void arm7tdmi_read_core_regs_target_buffer(target_t *target, u32 mask, void* buffer, int size)
384 /* get pointers to arch-specific information */
385 armv4_5_common_t *armv4_5 = target->arch_info;
386 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
387 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
388 int be = (target->endianness == TARGET_BIG_ENDIAN) ? 1 : 0;
389 u32 *buf_u32 = buffer;
390 u16 *buf_u16 = buffer;
393 /* STMIA r0-15, [r0] at debug speed
394 * register values will start to appear on 4th DCLK
396 arm7tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, mask & 0xffff, 0, 0), NULL, 0);
398 /* fetch NOP, STM in DECODE stage */
399 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
400 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
401 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
403 for (i = 0; i <= 15; i++)
405 /* nothing fetched, STM still in EXECUTE (1+i cycle), read databus */
411 arm7tdmi_clock_data_in_endianness(jtag_info, buf_u32++, 4, be);
414 arm7tdmi_clock_data_in_endianness(jtag_info, buf_u16++, 2, be);
417 arm7tdmi_clock_data_in_endianness(jtag_info, buf_u8++, 1, be);
424 void arm7tdmi_read_xpsr(target_t *target, u32 *xpsr, int spsr)
426 /* get pointers to arch-specific information */
427 armv4_5_common_t *armv4_5 = target->arch_info;
428 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
429 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
432 arm7tdmi_clock_out(jtag_info, ARMV4_5_MRS(0, spsr & 1), NULL, 0);
435 arm7tdmi_clock_out(jtag_info, ARMV4_5_STR(0, 15), NULL, 0);
436 /* fetch NOP, STR in DECODE stage */
437 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
438 /* fetch NOP, STR in EXECUTE stage (1st cycle) */
439 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
440 /* nothing fetched, STR still in EXECUTE (2nd cycle) */
441 arm7tdmi_clock_data_in(jtag_info, xpsr);
444 void arm7tdmi_write_xpsr(target_t *target, u32 xpsr, int spsr)
446 /* get pointers to arch-specific information */
447 armv4_5_common_t *armv4_5 = target->arch_info;
448 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
449 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
451 LOG_DEBUG("xpsr: %8.8x, spsr: %i", xpsr, spsr);
454 arm7tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM(xpsr & 0xff, 0, 1, spsr), NULL, 0);
455 /* MSR2 fetched, MSR1 in DECODE */
456 arm7tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM((xpsr & 0xff00) >> 8, 0xc, 2, spsr), NULL, 0);
457 /* MSR3 fetched, MSR1 in EXECUTE (1), MSR2 in DECODE */
458 arm7tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM((xpsr & 0xff0000) >> 16, 0x8, 4, spsr), NULL, 0);
459 /* nothing fetched, MSR1 in EXECUTE (2) */
460 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
461 /* MSR4 fetched, MSR2 in EXECUTE (1), MSR3 in DECODE */
462 arm7tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM((xpsr & 0xff000000) >> 24, 0x4, 8, spsr), NULL, 0);
463 /* nothing fetched, MSR2 in EXECUTE (2) */
464 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
465 /* NOP fetched, MSR3 in EXECUTE (1), MSR4 in DECODE */
466 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
467 /* nothing fetched, MSR3 in EXECUTE (2) */
468 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
469 /* NOP fetched, MSR4 in EXECUTE (1) */
470 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
471 /* nothing fetched, MSR4 in EXECUTE (2) */
472 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
475 void arm7tdmi_write_xpsr_im8(target_t *target, u8 xpsr_im, int rot, int spsr)
477 /* get pointers to arch-specific information */
478 armv4_5_common_t *armv4_5 = target->arch_info;
479 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
480 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
482 LOG_DEBUG("xpsr_im: %2.2x, rot: %i, spsr: %i", xpsr_im, rot, spsr);
485 arm7tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM(xpsr_im, rot, 1, spsr), NULL, 0);
486 /* NOP fetched, MSR in DECODE */
487 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
488 /* NOP fetched, MSR in EXECUTE (1) */
489 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
490 /* nothing fetched, MSR in EXECUTE (2) */
491 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
494 void arm7tdmi_write_core_regs(target_t *target, u32 mask, u32 core_regs[16])
497 /* get pointers to arch-specific information */
498 armv4_5_common_t *armv4_5 = target->arch_info;
499 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
500 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
502 /* LDMIA r0-15, [r0] at debug speed
503 * register values will start to appear on 4th DCLK
505 arm7tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, mask & 0xffff, 0, 0), NULL, 0);
507 /* fetch NOP, LDM in DECODE stage */
508 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
509 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
510 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
512 for (i = 0; i <= 15; i++)
515 /* nothing fetched, LDM still in EXECUTE (1+i cycle) */
516 arm7tdmi_clock_out_inner(jtag_info, core_regs[i], 0);
518 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
521 void arm7tdmi_load_word_regs(target_t *target, u32 mask)
523 /* get pointers to arch-specific information */
524 armv4_5_common_t *armv4_5 = target->arch_info;
525 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
526 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
528 /* put system-speed load-multiple into the pipeline */
529 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
530 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
531 arm7tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, mask & 0xffff, 0, 1), NULL, 0);
534 void arm7tdmi_load_hword_reg(target_t *target, int num)
536 /* get pointers to arch-specific information */
537 armv4_5_common_t *armv4_5 = target->arch_info;
538 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
539 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
541 /* put system-speed load half-word into the pipeline */
542 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
543 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
544 arm7tdmi_clock_out(jtag_info, ARMV4_5_LDRH_IP(num, 0), NULL, 0);
547 void arm7tdmi_load_byte_reg(target_t *target, int num)
549 /* get pointers to arch-specific information */
550 armv4_5_common_t *armv4_5 = target->arch_info;
551 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
552 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
554 /* put system-speed load byte into the pipeline */
555 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
556 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
557 arm7tdmi_clock_out(jtag_info, ARMV4_5_LDRB_IP(num, 0), NULL, 0);
560 void arm7tdmi_store_word_regs(target_t *target, u32 mask)
562 /* get pointers to arch-specific information */
563 armv4_5_common_t *armv4_5 = target->arch_info;
564 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
565 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
567 /* put system-speed store-multiple into the pipeline */
568 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
569 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
570 arm7tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, mask, 0, 1), NULL, 0);
573 void arm7tdmi_store_hword_reg(target_t *target, int num)
575 /* get pointers to arch-specific information */
576 armv4_5_common_t *armv4_5 = target->arch_info;
577 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
578 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
580 /* put system-speed store half-word into the pipeline */
581 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
582 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
583 arm7tdmi_clock_out(jtag_info, ARMV4_5_STRH_IP(num, 0), NULL, 0);
586 void arm7tdmi_store_byte_reg(target_t *target, int num)
588 /* get pointers to arch-specific information */
589 armv4_5_common_t *armv4_5 = target->arch_info;
590 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
591 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
593 /* put system-speed store byte into the pipeline */
594 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
595 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
596 arm7tdmi_clock_out(jtag_info, ARMV4_5_STRB_IP(num, 0), NULL, 0);
599 void arm7tdmi_write_pc(target_t *target, u32 pc)
601 /* get pointers to arch-specific information */
602 armv4_5_common_t *armv4_5 = target->arch_info;
603 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
604 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
606 /* LDMIA r0-15, [r0] at debug speed
607 * register values will start to appear on 4th DCLK
609 arm7tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, 0x8000, 0, 0), NULL, 0);
610 /* fetch NOP, LDM in DECODE stage */
611 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
612 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
613 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
614 /* nothing fetched, LDM in EXECUTE stage (1st cycle) load register */
615 arm7tdmi_clock_out_inner(jtag_info, pc, 0);
616 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) load register */
617 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
618 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) load register */
619 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
620 /* fetch NOP, LDM in EXECUTE stage (4th cycle) */
621 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
622 /* fetch NOP, LDM in EXECUTE stage (5th cycle) */
623 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_NOP, 0);
626 void arm7tdmi_branch_resume(target_t *target)
628 /* get pointers to arch-specific information */
629 armv4_5_common_t *armv4_5 = target->arch_info;
630 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
631 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
633 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 1);
634 arm7tdmi_clock_out_inner(jtag_info, ARMV4_5_B(0xfffffa, 0), 0);
637 void arm7tdmi_branch_resume_thumb(target_t *target)
641 /* get pointers to arch-specific information */
642 armv4_5_common_t *armv4_5 = target->arch_info;
643 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
644 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
645 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
647 /* LDMIA r0, [r0] at debug speed
648 * register values will start to appear on 4th DCLK
650 arm7tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, 0x1, 0, 0), NULL, 0);
652 /* fetch NOP, LDM in DECODE stage */
653 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
654 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
655 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
656 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) */
657 arm7tdmi_clock_out(jtag_info, buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32) | 1, NULL, 0);
658 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) */
659 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
661 /* Branch and eXchange */
662 arm7tdmi_clock_out(jtag_info, ARMV4_5_BX(0), NULL, 0);
664 embeddedice_read_reg(dbg_stat);
666 /* fetch NOP, BX in DECODE stage */
667 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
669 /* target is now in Thumb state */
670 embeddedice_read_reg(dbg_stat);
672 /* fetch NOP, BX in EXECUTE stage (1st cycle) */
673 arm7tdmi_clock_out(jtag_info, ARMV4_5_NOP, NULL, 0);
675 /* target is now in Thumb state */
676 embeddedice_read_reg(dbg_stat);
679 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_LDR_PCREL(0), NULL, 0);
680 /* fetch NOP, LDR in Decode */
681 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
682 /* fetch NOP, LDR in Execute */
683 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
684 /* nothing fetched, LDR in EXECUTE stage (2nd cycle) */
685 arm7tdmi_clock_out(jtag_info, buf_get_u32(armv4_5->core_cache->reg_list[0].value, 0, 32), NULL, 0);
686 /* nothing fetched, LDR in EXECUTE stage (3rd cycle) */
687 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
689 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
690 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 0);
692 embeddedice_read_reg(dbg_stat);
694 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, NULL, 1);
695 arm7tdmi_clock_out(jtag_info, ARMV4_5_T_B(0x7f8), NULL, 0);
698 void arm7tdmi_build_reg_cache(target_t *target)
700 reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);
701 /* get pointers to arch-specific information */
702 armv4_5_common_t *armv4_5 = target->arch_info;
704 (*cache_p) = armv4_5_build_reg_cache(target, armv4_5);
705 armv4_5->core_cache = (*cache_p);
708 int arm7tdmi_examine(struct target_s *target)
711 armv4_5_common_t *armv4_5 = target->arch_info;
712 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
713 if (!target->type->examined)
715 /* get pointers to arch-specific information */
716 reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);
717 reg_cache_t *t=embeddedice_build_reg_cache(target, arm7_9);
722 arm7_9->eice_cache = (*cache_p);
726 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
727 (*cache_p)->next = etm_build_reg_cache(target, jtag_info, arm7_9->etm_ctx);
728 arm7_9->etm_ctx->reg_cache = (*cache_p)->next;
730 target->type->examined = 1;
732 if ((retval=embeddedice_setup(target))!=ERROR_OK)
734 if ((retval=arm7_9_setup(target))!=ERROR_OK)
738 if ((retval=etm_setup(target))!=ERROR_OK)
744 int arm7tdmi_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
746 arm7tdmi_build_reg_cache(target);
751 int arm7tdmi_quit(void)
756 int arm7tdmi_init_arch_info(target_t *target, arm7tdmi_common_t *arm7tdmi, jtag_tap_t *tap)
758 armv4_5_common_t *armv4_5;
759 arm7_9_common_t *arm7_9;
761 arm7_9 = &arm7tdmi->arm7_9_common;
762 armv4_5 = &arm7_9->armv4_5_common;
764 /* prepare JTAG information for the new target */
765 arm7_9->jtag_info.tap = tap;
766 arm7_9->jtag_info.scann_size = 4;
768 /* register arch-specific functions */
769 arm7_9->examine_debug_reason = arm7tdmi_examine_debug_reason;
770 arm7_9->change_to_arm = arm7tdmi_change_to_arm;
771 arm7_9->read_core_regs = arm7tdmi_read_core_regs;
772 arm7_9->read_core_regs_target_buffer = arm7tdmi_read_core_regs_target_buffer;
773 arm7_9->read_xpsr = arm7tdmi_read_xpsr;
775 arm7_9->write_xpsr = arm7tdmi_write_xpsr;
776 arm7_9->write_xpsr_im8 = arm7tdmi_write_xpsr_im8;
777 arm7_9->write_core_regs = arm7tdmi_write_core_regs;
779 arm7_9->load_word_regs = arm7tdmi_load_word_regs;
780 arm7_9->load_hword_reg = arm7tdmi_load_hword_reg;
781 arm7_9->load_byte_reg = arm7tdmi_load_byte_reg;
783 arm7_9->store_word_regs = arm7tdmi_store_word_regs;
784 arm7_9->store_hword_reg = arm7tdmi_store_hword_reg;
785 arm7_9->store_byte_reg = arm7tdmi_store_byte_reg;
787 arm7_9->write_pc = arm7tdmi_write_pc;
788 arm7_9->branch_resume = arm7tdmi_branch_resume;
789 arm7_9->branch_resume_thumb = arm7tdmi_branch_resume_thumb;
791 arm7_9->enable_single_step = arm7_9_enable_eice_step;
792 arm7_9->disable_single_step = arm7_9_disable_eice_step;
794 arm7_9->pre_debug_entry = NULL;
795 arm7_9->post_debug_entry = NULL;
797 arm7_9->pre_restore_context = NULL;
798 arm7_9->post_restore_context = NULL;
800 /* initialize arch-specific breakpoint handling */
801 arm7_9->arm_bkpt = 0xdeeedeee;
802 arm7_9->thumb_bkpt = 0xdeee;
804 arm7_9->dbgreq_adjust_pc = 2;
805 arm7_9->arch_info = arm7tdmi;
807 arm7tdmi->arch_info = NULL;
808 arm7tdmi->common_magic = ARM7TDMI_COMMON_MAGIC;
810 arm7_9_init_arch_info(target, arm7_9);
815 int arm7tdmi_target_create( struct target_s *target, Jim_Interp *interp )
817 arm7tdmi_common_t *arm7tdmi;
819 arm7tdmi = calloc(1,sizeof(arm7tdmi_common_t));
820 arm7tdmi_init_arch_info(target, arm7tdmi, target->tap);
825 int arm7tdmi_register_commands(struct command_context_s *cmd_ctx)
829 retval = arm7_9_register_commands(cmd_ctx);