git.gag.com Git - fw/openocd/blob - src/flash/nor/fm4.c

   1 /*
   2  * Spansion FM4 flash
   3  *
   4  * Copyright (c) 2015 Andreas Färber
   5  *
   6  * Based on S6E2DH_MN709-00013 for S6E2DH/DF/D5/D3 series
   7  * Based on S6E2CC_MN709-00007 for S6E2CC/C5/C4/C3/C2/C1 series
   8  * Based on MB9B560R_MN709-00005 for MB9BFx66/x67/x68 series
   9  * Based on MB9B560L_MN709-00006 for MB9BFx64/x65/x66 series
  10  */
  11
  12 #ifdef HAVE_CONFIG_H
  13 #include "config.h"
  14 #endif
  15
  16 #include "imp.h"
  17 #include <helper/binarybuffer.h>
  18 #include <target/algorithm.h>
  19 #include <target/armv7m.h>
  20
  21 #define FLASH_BASE 0x40000000
  22 #define FASZR   (FLASH_BASE + 0x000)
  23 #define DFCTRLR (FLASH_BASE + 0x030)
  24 #define DFCTRLR_DFE (1UL << 0)
  25
  26 #define WDG_BASE 0x40011000
  27 #define WDG_CTL (WDG_BASE + 0x008)
  28 #define WDG_LCK (WDG_BASE + 0xC00)
  29
  30 enum fm4_variant {
  31         mb9bfx64,
  32         mb9bfx65,
  33         mb9bfx66,
  34         mb9bfx67,
  35         mb9bfx68,
  36
  37         s6e2cx8,
  38         s6e2cx9,
  39         s6e2cxa,
  40
  41         s6e2dx,
  42 };
  43
  44 struct fm4_flash_bank {
  45         enum fm4_variant variant;
  46         int macro_nr;
  47         bool probed;
  48 };
  49
  50 static int fm4_disable_hw_watchdog(struct target *target)
  51 {
  52         int retval;
  53
  54         retval = target_write_u32(target, WDG_LCK, 0x1ACCE551);
  55         if (retval != ERROR_OK)
  56                 return retval;
  57
  58         retval = target_write_u32(target, WDG_LCK, 0xE5331AAE);
  59         if (retval != ERROR_OK)
  60                 return retval;
  61
  62         retval = target_write_u32(target, WDG_CTL, 0);
  63         if (retval != ERROR_OK)
  64                 return retval;
  65
  66         return ERROR_OK;
  67 }
  68
  69 static int fm4_enter_flash_cpu_programming_mode(struct target *target)
  70 {
  71         uint32_t u32_value;
  72         int retval;
  73
  74         /* FASZR ASZ = CPU programming mode */
  75         retval = target_write_u32(target, FASZR, 0x00000001);
  76         if (retval != ERROR_OK)
  77                 return retval;
  78         retval = target_read_u32(target, FASZR, &u32_value);
  79         if (retval != ERROR_OK)
  80                 return retval;
  81
  82         return ERROR_OK;
  83 }
  84
  85 static int fm4_enter_flash_cpu_rom_mode(struct target *target)
  86 {
  87         uint32_t u32_value;
  88         int retval;
  89
  90         /* FASZR ASZ = CPU ROM mode */
  91         retval = target_write_u32(target, FASZR, 0x00000002);
  92         if (retval != ERROR_OK)
  93                 return retval;
  94         retval = target_read_u32(target, FASZR, &u32_value);
  95         if (retval != ERROR_OK)
  96                 return retval;
  97
  98         return ERROR_OK;
  99 }
 100
 101 static int fm4_flash_erase(struct flash_bank *bank, unsigned int first,
 102                 unsigned int last)
 103 {
 104         struct target *target = bank->target;
 105         struct working_area *workarea;
 106         struct reg_param reg_params[4];
 107         struct armv7m_algorithm armv7m_algo;
 108         unsigned i;
 109         int retval;
 110         const uint8_t erase_sector_code[] = {
 111 #include "../../../contrib/loaders/flash/fm4/erase.inc"
 112         };
 113
 114         if (target->state != TARGET_HALTED) {
 115                 LOG_WARNING("Cannot communicate... target not halted.");
 116                 return ERROR_TARGET_NOT_HALTED;
 117         }
 118
 119         LOG_DEBUG("Spansion FM4 erase sectors %u to %u", first, last);
 120
 121         retval = fm4_disable_hw_watchdog(target);
 122         if (retval != ERROR_OK)
 123                 return retval;
 124
 125         retval = fm4_enter_flash_cpu_programming_mode(target);
 126         if (retval != ERROR_OK)
 127                 return retval;
 128
 129         retval = target_alloc_working_area(target, sizeof(erase_sector_code),
 130                         &workarea);
 131         if (retval != ERROR_OK) {
 132                 LOG_ERROR("No working area available.");
 133                 retval = ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
 134                 goto err_alloc_code;
 135         }
 136         retval = target_write_buffer(target, workarea->address,
 137                         sizeof(erase_sector_code), erase_sector_code);
 138         if (retval != ERROR_OK)
 139                 goto err_write_code;
 140
 141         armv7m_algo.common_magic = ARMV7M_COMMON_MAGIC;
 142         armv7m_algo.core_mode = ARM_MODE_THREAD;
 143
 144         init_reg_param(&reg_params[0], "r0", 32, PARAM_OUT);
 145         init_reg_param(&reg_params[1], "r1", 32, PARAM_OUT);
 146         init_reg_param(&reg_params[2], "r2", 32, PARAM_OUT);
 147         init_reg_param(&reg_params[3], "r3", 32, PARAM_IN);
 148
 149         for (unsigned int sector = first; sector <= last; sector++) {
 150                 uint32_t addr = bank->base + bank->sectors[sector].offset;
 151                 uint32_t result;
 152
 153                 buf_set_u32(reg_params[0].value, 0, 32, (addr & ~0xffff) | 0xAA8);
 154                 buf_set_u32(reg_params[1].value, 0, 32, (addr & ~0xffff) | 0x554);
 155                 buf_set_u32(reg_params[2].value, 0, 32, addr);
 156
 157                 retval = target_run_algorithm(target,
 158                                 0, NULL,
 159                                 ARRAY_SIZE(reg_params), reg_params,
 160                                 workarea->address, 0,
 161                                 1000, &armv7m_algo);
 162                 if (retval != ERROR_OK) {
 163                         LOG_ERROR("Error executing flash sector erase "
 164                                 "programming algorithm");
 165                         retval = ERROR_FLASH_OPERATION_FAILED;
 166                         goto err_run;
 167                 }
 168
 169                 result = buf_get_u32(reg_params[3].value, 0, 32);
 170                 if (result == 2) {
 171                         LOG_ERROR("Timeout error from flash sector erase programming algorithm");
 172                         retval = ERROR_FLASH_OPERATION_FAILED;
 173                         goto err_run_ret;
 174                 } else if (result != 0) {
 175                         LOG_ERROR("Unexpected error %" PRIu32 " from flash sector erase programming algorithm", result);
 176                         retval = ERROR_FLASH_OPERATION_FAILED;
 177                         goto err_run_ret;
 178                 } else
 179                         retval = ERROR_OK;
 180
 181                 bank->sectors[sector].is_erased = 1;
 182         }
 183
 184 err_run_ret:
 185 err_run:
 186         for (i = 0; i < ARRAY_SIZE(reg_params); i++)
 187                 destroy_reg_param(&reg_params[i]);
 188
 189 err_write_code:
 190         target_free_working_area(target, workarea);
 191
 192 err_alloc_code:
 193         if (retval != ERROR_OK)
 194                 fm4_enter_flash_cpu_rom_mode(target);
 195         else
 196                 retval = fm4_enter_flash_cpu_rom_mode(target);
 197
 198         return retval;
 199 }
 200
 201 static int fm4_flash_write(struct flash_bank *bank, const uint8_t *buffer,
 202                 uint32_t offset, uint32_t byte_count)
 203 {
 204         struct target *target = bank->target;
 205         struct working_area *code_workarea, *data_workarea;
 206         struct reg_param reg_params[6];
 207         struct armv7m_algorithm armv7m_algo;
 208         uint32_t halfword_count = DIV_ROUND_UP(byte_count, 2);
 209         uint32_t result;
 210         unsigned i;
 211         int retval, retval2 = ERROR_OK;
 212         const uint8_t write_block_code[] = {
 213 #include "../../../contrib/loaders/flash/fm4/write.inc"
 214         };
 215
 216         LOG_DEBUG("Spansion FM4 write at 0x%08" PRIx32 " (%" PRIu32 " bytes)",
 217                 offset, byte_count);
 218
 219         if (offset & 0x1) {
 220                 LOG_ERROR("offset 0x%" PRIx32 " breaks required 2-byte alignment",
 221                         offset);
 222                 return ERROR_FLASH_DST_BREAKS_ALIGNMENT;
 223         }
 224         if (byte_count & 0x1) {
 225                 LOG_WARNING("length %" PRIu32 " is not 2-byte aligned, rounding up",
 226                         byte_count);
 227         }
 228
 229         if (target->state != TARGET_HALTED) {
 230                 LOG_WARNING("Cannot communicate... target not halted.");
 231                 return ERROR_TARGET_NOT_HALTED;
 232         }
 233
 234         retval = fm4_disable_hw_watchdog(target);
 235         if (retval != ERROR_OK)
 236                 return retval;
 237
 238         retval = target_alloc_working_area(target, sizeof(write_block_code),
 239                         &code_workarea);
 240         if (retval != ERROR_OK) {
 241                 LOG_ERROR("No working area available for write code.");
 242                 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
 243         }
 244         retval = target_write_buffer(target, code_workarea->address,
 245                         sizeof(write_block_code), write_block_code);
 246         if (retval != ERROR_OK)
 247                 goto err_write_code;
 248
 249         retval = target_alloc_working_area(target,
 250                 MIN(halfword_count * 2, target_get_working_area_avail(target)),
 251                 &data_workarea);
 252         if (retval != ERROR_OK) {
 253                 LOG_ERROR("No working area available for write data.");
 254                 retval = ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
 255                 goto err_alloc_data;
 256         }
 257
 258         armv7m_algo.common_magic = ARMV7M_COMMON_MAGIC;
 259         armv7m_algo.core_mode = ARM_MODE_THREAD;
 260
 261         init_reg_param(&reg_params[0], "r0", 32, PARAM_OUT);
 262         init_reg_param(&reg_params[1], "r1", 32, PARAM_OUT);
 263         init_reg_param(&reg_params[2], "r2", 32, PARAM_OUT);
 264         init_reg_param(&reg_params[3], "r3", 32, PARAM_OUT);
 265         init_reg_param(&reg_params[4], "r4", 32, PARAM_OUT);
 266         init_reg_param(&reg_params[5], "r5", 32, PARAM_IN);
 267
 268         retval = fm4_enter_flash_cpu_programming_mode(target);
 269         if (retval != ERROR_OK)
 270                 goto err_flash_mode;
 271
 272         while (byte_count > 0) {
 273                 uint32_t halfwords = MIN(halfword_count, data_workarea->size / 2);
 274                 uint32_t addr = bank->base + offset;
 275
 276                 LOG_DEBUG("copying %" PRIu32 " bytes to SRAM " TARGET_ADDR_FMT,
 277                         MIN(halfwords * 2, byte_count), data_workarea->address);
 278
 279                 retval = target_write_buffer(target, data_workarea->address,
 280                         MIN(halfwords * 2, byte_count), buffer);
 281                 if (retval != ERROR_OK) {
 282                         LOG_ERROR("Error writing data buffer");
 283                         retval = ERROR_FLASH_OPERATION_FAILED;
 284                         goto err_write_data;
 285                 }
 286
 287                 LOG_DEBUG("writing 0x%08" PRIx32 "-0x%08" PRIx32 " (%" PRIu32 "x)",
 288                         addr, addr + halfwords * 2 - 1, halfwords);
 289
 290                 buf_set_u32(reg_params[0].value, 0, 32, (addr & ~0xffff) | 0xAA8);
 291                 buf_set_u32(reg_params[1].value, 0, 32, (addr & ~0xffff) | 0x554);
 292                 buf_set_u32(reg_params[2].value, 0, 32, addr);
 293                 buf_set_u32(reg_params[3].value, 0, 32, data_workarea->address);
 294                 buf_set_u32(reg_params[4].value, 0, 32, halfwords);
 295
 296                 retval = target_run_algorithm(target,
 297                                 0, NULL,
 298                                 ARRAY_SIZE(reg_params), reg_params,
 299                                 code_workarea->address, 0,
 300                                 5 * 60 * 1000, &armv7m_algo);
 301                 if (retval != ERROR_OK) {
 302                         LOG_ERROR("Error executing flash sector erase "
 303                                 "programming algorithm");
 304                         retval = ERROR_FLASH_OPERATION_FAILED;
 305                         goto err_run;
 306                 }
 307
 308                 result = buf_get_u32(reg_params[5].value, 0, 32);
 309                 if (result == 2) {
 310                         LOG_ERROR("Timeout error from flash write "
 311                                 "programming algorithm");
 312                         retval = ERROR_FLASH_OPERATION_FAILED;
 313                         goto err_run_ret;
 314                 } else if (result != 0) {
 315                         LOG_ERROR("Unexpected error %" PRIu32 " from flash write "
 316                                 "programming algorithm", result);
 317                         retval = ERROR_FLASH_OPERATION_FAILED;
 318                         goto err_run_ret;
 319                 } else
 320                         retval = ERROR_OK;
 321
 322                 halfword_count -= halfwords;
 323                 offset += halfwords * 2;
 324                 buffer += halfwords * 2;
 325                 byte_count -= MIN(halfwords * 2, byte_count);
 326         }
 327
 328 err_run_ret:
 329 err_run:
 330 err_write_data:
 331         retval2 = fm4_enter_flash_cpu_rom_mode(target);
 332
 333 err_flash_mode:
 334         for (i = 0; i < ARRAY_SIZE(reg_params); i++)
 335                 destroy_reg_param(&reg_params[i]);
 336
 337         target_free_working_area(target, data_workarea);
 338 err_alloc_data:
 339 err_write_code:
 340         target_free_working_area(target, code_workarea);
 341
 342         if (retval != ERROR_OK)
 343                 return retval;
 344         return retval2;
 345 }
 346
 347 static int mb9bf_probe(struct flash_bank *bank)
 348 {
 349         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 350         uint32_t flash_addr = bank->base;
 351
 352         switch (fm4_bank->variant) {
 353         case mb9bfx64:
 354                 bank->num_sectors = 8;
 355                 break;
 356         case mb9bfx65:
 357                 bank->num_sectors = 10;
 358                 break;
 359         case mb9bfx66:
 360                 bank->num_sectors = 12;
 361                 break;
 362         case mb9bfx67:
 363                 bank->num_sectors = 16;
 364                 break;
 365         case mb9bfx68:
 366                 bank->num_sectors = 20;
 367                 break;
 368         default:
 369                 return ERROR_FLASH_OPER_UNSUPPORTED;
 370         }
 371
 372         LOG_DEBUG("%u sectors", bank->num_sectors);
 373         bank->sectors = calloc(bank->num_sectors,
 374                                 sizeof(struct flash_sector));
 375         for (unsigned int i = 0; i < bank->num_sectors; i++) {
 376                 if (i < 4)
 377                         bank->sectors[i].size = 8 * 1024;
 378                 else if (i == 4)
 379                         bank->sectors[i].size = 32 * 1024;
 380                 else
 381                         bank->sectors[i].size = 64 * 1024;
 382                 bank->sectors[i].offset = flash_addr - bank->base;
 383                 bank->sectors[i].is_erased = -1;
 384                 bank->sectors[i].is_protected = -1;
 385
 386                 bank->size += bank->sectors[i].size;
 387                 flash_addr += bank->sectors[i].size;
 388         }
 389
 390         return ERROR_OK;
 391 }
 392
 393 static void s6e2cc_init_sector(struct flash_sector *sector, int sa)
 394 {
 395         if (sa < 8)
 396                 sector->size = 8 * 1024;
 397         else if (sa == 8)
 398                 sector->size = 32 * 1024;
 399         else
 400                 sector->size = 64 * 1024;
 401
 402         sector->is_erased = -1;
 403         sector->is_protected = -1;
 404 }
 405
 406 static int s6e2cc_probe(struct flash_bank *bank)
 407 {
 408         struct target *target = bank->target;
 409         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 410         uint32_t u32_value;
 411         uint32_t flash_addr = bank->base;
 412         int retval;
 413         unsigned int i, num_extra_sectors, num_sectors;
 414
 415         retval = target_read_u32(target, DFCTRLR, &u32_value);
 416         if (retval != ERROR_OK)
 417                 return retval;
 418         if (u32_value & DFCTRLR_DFE) {
 419                 LOG_WARNING("Dual Flash mode is not implemented.");
 420                 return ERROR_FLASH_OPER_UNSUPPORTED;
 421         }
 422
 423         switch (fm4_bank->variant) {
 424         case s6e2cx8:
 425                 num_sectors = (fm4_bank->macro_nr == 0) ? 20 : 0;
 426                 break;
 427         case s6e2cx9:
 428                 num_sectors = (fm4_bank->macro_nr == 0) ? 20 : 12;
 429                 break;
 430         case s6e2cxa:
 431                 num_sectors = 20;
 432                 break;
 433         default:
 434                 return ERROR_FLASH_OPER_UNSUPPORTED;
 435         }
 436         num_extra_sectors = (fm4_bank->macro_nr == 0) ? 1 : 4;
 437         bank->num_sectors = num_sectors + num_extra_sectors;
 438
 439         LOG_DEBUG("%u sectors", bank->num_sectors);
 440         bank->sectors = calloc(bank->num_sectors,
 441                                 sizeof(struct flash_sector));
 442         for (i = 0; i < num_sectors; i++) {
 443                 int sa = 4 + i;
 444                 bank->sectors[i].offset = flash_addr - bank->base;
 445                 s6e2cc_init_sector(&bank->sectors[i], sa);
 446
 447                 bank->size += bank->sectors[i].size;
 448                 flash_addr += bank->sectors[i].size;
 449         }
 450
 451         flash_addr = (fm4_bank->macro_nr == 0) ? 0x00406000 : 0x00408000;
 452         for (; i < bank->num_sectors; i++) {
 453                 int sa = 4 - num_extra_sectors + (i - num_sectors);
 454                 bank->sectors[i].offset = flash_addr - bank->base;
 455                 s6e2cc_init_sector(&bank->sectors[i], sa);
 456
 457                 /*
 458                  * Don't increase bank->size for these sectors
 459                  * to avoid an overlap between Flash Macros #0 and #1.
 460                  */
 461                 flash_addr += bank->sectors[i].size;
 462         }
 463
 464         return ERROR_OK;
 465 }
 466
 467 static int s6e2dh_probe(struct flash_bank *bank)
 468 {
 469         uint32_t flash_addr = bank->base;
 470
 471         bank->num_sectors = 10;
 472         bank->sectors = calloc(bank->num_sectors,
 473                                 sizeof(struct flash_sector));
 474         for (unsigned int i = 0; i < bank->num_sectors; i++) {
 475                 if (i < 4)
 476                         bank->sectors[i].size = 8 * 1024;
 477                 else if (i == 4)
 478                         bank->sectors[i].size = 32 * 1024;
 479                 else
 480                         bank->sectors[i].size = 64 * 1024;
 481                 bank->sectors[i].offset = flash_addr - bank->base;
 482                 bank->sectors[i].is_erased = -1;
 483                 bank->sectors[i].is_protected = -1;
 484
 485                 bank->size += bank->sectors[i].size;
 486                 flash_addr += bank->sectors[i].size;
 487         }
 488
 489         return ERROR_OK;
 490 }
 491
 492 static int fm4_probe(struct flash_bank *bank)
 493 {
 494         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 495         int retval;
 496
 497         if (fm4_bank->probed)
 498                 return ERROR_OK;
 499
 500         if (bank->target->state != TARGET_HALTED) {
 501                 LOG_WARNING("Cannot communicate... target not halted.");
 502                 return ERROR_TARGET_NOT_HALTED;
 503         }
 504
 505         switch (fm4_bank->variant) {
 506         case mb9bfx64:
 507         case mb9bfx65:
 508         case mb9bfx66:
 509         case mb9bfx67:
 510         case mb9bfx68:
 511                 retval = mb9bf_probe(bank);
 512                 break;
 513         case s6e2cx8:
 514         case s6e2cx9:
 515         case s6e2cxa:
 516                 retval = s6e2cc_probe(bank);
 517                 break;
 518         case s6e2dx:
 519                 retval = s6e2dh_probe(bank);
 520                 break;
 521         default:
 522                 return ERROR_FLASH_OPER_UNSUPPORTED;
 523         }
 524         if (retval != ERROR_OK)
 525                 return retval;
 526
 527         fm4_bank->probed = true;
 528
 529         return ERROR_OK;
 530 }
 531
 532 static int fm4_auto_probe(struct flash_bank *bank)
 533 {
 534         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 535
 536         if (fm4_bank->probed)
 537                 return ERROR_OK;
 538
 539         return fm4_probe(bank);
 540 }
 541
 542 static int fm4_get_info_command(struct flash_bank *bank, char *buf, int buf_size)
 543 {
 544         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 545         const char *name;
 546
 547         if (bank->target->state != TARGET_HALTED) {
 548                 LOG_WARNING("Cannot communicate... target not halted.");
 549                 return ERROR_TARGET_NOT_HALTED;
 550         }
 551
 552         switch (fm4_bank->variant) {
 553         case mb9bfx64:
 554                 name = "MB9BFx64";
 555                 break;
 556         case mb9bfx65:
 557                 name = "MB9BFx65";
 558                 break;
 559         case mb9bfx66:
 560                 name = "MB9BFx66";
 561                 break;
 562         case mb9bfx67:
 563                 name = "MB9BFx67";
 564                 break;
 565         case mb9bfx68:
 566                 name = "MB9BFx68";
 567                 break;
 568         case s6e2cx8:
 569                 name = "S6E2Cx8";
 570                 break;
 571         case s6e2cx9:
 572                 name = "S6E2Cx9";
 573                 break;
 574         case s6e2cxa:
 575                 name = "S6E2CxA";
 576                 break;
 577         case s6e2dx:
 578                 name = "S6E2Dx";
 579                 break;
 580         default:
 581                 name = "unknown";
 582                 break;
 583         }
 584
 585         switch (fm4_bank->variant) {
 586         case s6e2cx8:
 587         case s6e2cx9:
 588         case s6e2cxa:
 589                 snprintf(buf, buf_size, "%s MainFlash Macro #%i",
 590                         name, fm4_bank->macro_nr);
 591                 break;
 592         default:
 593                 snprintf(buf, buf_size, "%s MainFlash", name);
 594                 break;
 595         }
 596
 597         return ERROR_OK;
 598 }
 599
 600 static bool fm4_name_match(const char *s, const char *pattern)
 601 {
 602         int i = 0;
 603
 604         while (s[i]) {
 605                 /* If the match string is shorter, ignore excess */
 606                 if (!pattern[i])
 607                         return true;
 608                 /* Use x as wildcard */
 609                 if (pattern[i] != 'x' && tolower(s[i]) != tolower(pattern[i]))
 610                         return false;
 611                 i++;
 612         }
 613         return true;
 614 }
 615
 616 static int mb9bf_bank_setup(struct flash_bank *bank, const char *variant)
 617 {
 618         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 619
 620         if (fm4_name_match(variant, "MB9BFx64")) {
 621                 fm4_bank->variant = mb9bfx64;
 622         } else if (fm4_name_match(variant, "MB9BFx65")) {
 623                 fm4_bank->variant = mb9bfx65;
 624         } else if (fm4_name_match(variant, "MB9BFx66")) {
 625                 fm4_bank->variant = mb9bfx66;
 626         } else if (fm4_name_match(variant, "MB9BFx67")) {
 627                 fm4_bank->variant = mb9bfx67;
 628         } else if (fm4_name_match(variant, "MB9BFx68")) {
 629                 fm4_bank->variant = mb9bfx68;
 630         } else {
 631                 LOG_WARNING("MB9BF variant %s not recognized.", variant);
 632                 return ERROR_FLASH_OPER_UNSUPPORTED;
 633         }
 634
 635         return ERROR_OK;
 636 }
 637
 638 static int s6e2cc_bank_setup(struct flash_bank *bank, const char *variant)
 639 {
 640         struct fm4_flash_bank *fm4_bank = bank->driver_priv;
 641
 642         if (fm4_name_match(variant, "S6E2Cx8")) {
 643                 fm4_bank->variant = s6e2cx8;
 644         } else if (fm4_name_match(variant, "S6E2Cx9")) {
 645                 fm4_bank->variant = s6e2cx9;
 646         } else if (fm4_name_match(variant, "S6E2CxA")) {
 647                 fm4_bank->variant = s6e2cxa;
 648         } else {
 649                 LOG_WARNING("S6E2CC variant %s not recognized.", variant);
 650                 return ERROR_FLASH_OPER_UNSUPPORTED;
 651         }
 652
 653         return ERROR_OK;
 654 }
 655
 656 FLASH_BANK_COMMAND_HANDLER(fm4_flash_bank_command)
 657 {
 658         struct fm4_flash_bank *fm4_bank;
 659         const char *variant;
 660         int ret;
 661
 662         if (CMD_ARGC < 7)
 663                 return ERROR_COMMAND_SYNTAX_ERROR;
 664
 665         variant = CMD_ARGV[6];
 666
 667         fm4_bank = malloc(sizeof(struct fm4_flash_bank));
 668         if (!fm4_bank)
 669                 return ERROR_FLASH_OPERATION_FAILED;
 670
 671         fm4_bank->probed = false;
 672         fm4_bank->macro_nr = (bank->base == 0x00000000) ? 0 : 1;
 673
 674         bank->driver_priv = fm4_bank;
 675
 676         if (fm4_name_match(variant, "MB9BF"))
 677                 ret = mb9bf_bank_setup(bank, variant);
 678         else if (fm4_name_match(variant, "S6E2Cx"))
 679                 ret = s6e2cc_bank_setup(bank, variant);
 680         else if (fm4_name_match(variant, "S6E2Dx")) {
 681                 fm4_bank->variant = s6e2dx;
 682                 ret = ERROR_OK;
 683         } else {
 684                 LOG_WARNING("Family %s not recognized.", variant);
 685                 ret = ERROR_FLASH_OPER_UNSUPPORTED;
 686         }
 687         if (ret != ERROR_OK)
 688                 free(fm4_bank);
 689         return ret;
 690 }
 691
 692 static const struct command_registration fm4_exec_command_handlers[] = {
 693         COMMAND_REGISTRATION_DONE
 694 };
 695
 696 static const struct command_registration fm4_command_handlers[] = {
 697         {
 698                 .name = "fm4",
 699                 .mode = COMMAND_ANY,
 700                 .help = "fm4 flash command group",
 701                 .usage = "",
 702                 .chain = fm4_exec_command_handlers,
 703         },
 704         COMMAND_REGISTRATION_DONE
 705 };
 706
 707 const struct flash_driver fm4_flash = {
 708         .name = "fm4",
 709         .commands = fm4_command_handlers,
 710         .flash_bank_command = fm4_flash_bank_command,
 711         .info = fm4_get_info_command,
 712         .probe = fm4_probe,
 713         .auto_probe = fm4_auto_probe,
 714         .read = default_flash_read,
 715         .erase = fm4_flash_erase,
 716         .erase_check = default_flash_blank_check,
 717         .write = fm4_flash_write,
 718         .free_driver_priv = default_flash_free_driver_priv,
 719 };