git.gag.com Git - fw/openocd/blob - src/flash/nand/nuc910.h

   1 /***************************************************************************
   2  *   Copyright (C) 2010 by Spencer Oliver                                  *
   3  *   spen@spen-soft.co.uk                                                  *
   4  *                                                                         *
   5  *   This program is free software; you can redistribute it and/or modify  *
   6  *   it under the terms of the GNU General Public License as published by  *
   7  *   the Free Software Foundation; either version 2 of the License, or     *
   8  *   (at your option) any later version.                                   *
   9  *                                                                         *
  10  *   This program is distributed in the hope that it will be useful,       *
  11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  13  *   GNU General Public License for more details.                          *
  14  *                                                                         *
  15  *   You should have received a copy of the GNU General Public License     *
  16  *   along with this program.  If not, see <http://www.gnu.org/licenses/>. *
  17  ***************************************************************************/
  18
  19 /*
  20  * NAND controller interface for Nuvoton NUC910
  21  */
  22
  23 #ifndef OPENOCD_FLASH_NAND_NUC910_H
  24 #define OPENOCD_FLASH_NAND_NUC910_H
  25
  26 #define NUC910_FMICSR   0xB000D000
  27 #define NUC910_SMCSR    0xB000D0A0
  28 #define NUC910_SMTCR    0xB000D0A4
  29 #define NUC910_SMIER    0xB000D0A8
  30 #define NUC910_SMISR    0xB000D0AC
  31 #define NUC910_SMCMD    0xB000D0B0
  32 #define NUC910_SMADDR   0xB000D0B4
  33 #define NUC910_SMDATA   0xB000D0B8
  34
  35 #define NUC910_SMECC0   0xB000D0BC
  36 #define NUC910_SMECC1   0xB000D0C0
  37 #define NUC910_SMECC2   0xB000D0C4
  38 #define NUC910_SMECC3   0xB000D0C8
  39 #define NUC910_ECC4ST   0xB000D114
  40
  41 /* Global Control and Status Register (FMICSR) */
  42 #define NUC910_FMICSR_SM_EN     (1<<3)
  43
  44 /* NAND Flash Address Port Register (SMADDR) */
  45 #define NUC910_SMADDR_EOA (1<<31)
  46
  47 /* NAND Flash Control and Status Register (SMCSR) */
  48 #define NUC910_SMCSR_PSIZE      (1<<3)
  49 #define NUC910_SMCSR_DBW        (1<<4)
  50
  51 /* NAND Flash Interrupt Status Register (SMISR) */
  52 #define NUC910_SMISR_ECC_IF     (1<<2)
  53 #define NUC910_SMISR_RB_        (1<<18)
  54
  55 /* ECC4 Correction Status (ECC4ST) */
  56
  57 #endif /* OPENOCD_FLASH_NAND_NUC910_H */