1 # pxlba generated file
\r
3 # pxlBA.txt : Extract file used to extract properties for
\r
4 # back annotation using packagerxl. Refer to Allegro extract
\r
5 # documentation for more details on the syntax of this file
\r
6 # and the Extract program.
\r
8 # The lines starting with # are comments.
\r
9 # The default version of this file extracts the minimum number
\r
10 # of properties necessary to ba changes to packaging.
\r
11 # To extract additional properties the user must remove the
\r
12 # comment character '#' from the appropriate lines. Or
\r
13 # add a line with the property name to the appropriate section.
\r
15 # a2pxl looks for this file in the current working directory.
\r
16 # If it is not found there, it looks for it
\r
17 # in the hierarchy in the following location:
\r
18 # <installation dir>/tools/pcb/text/views
\r
21 # Connection view. File: pinView.dat
\r
24 # These properties must not be removed, moved or modified.
\r
25 # vvvvvvvvvvvvvvvvvvv
\r
34 # ^^^^^^^^^^^^^^^^^^^
\r
35 # Any other PIN properties to be back annotated show up here.
\r
40 PIN_PIN_SIGNAL_MODEL
\r
42 PIN_NO_SHAPE_CONNECT
\r
45 # Function properties view. File: funcView.dat
\r
46 # In order to backannotate function properties you must
\r
47 # include FUNC_LOGICAL_PATH.
\r
55 COMP_PARENT_PPT_PART
\r
56 COMP_PARENT_PART_TYPE
\r
65 FUNC_NO_SWAP_GATE_EXT
\r
66 FUNC_CDS_FSP_MAPPED_CELL
\r
67 FUNC_CDS_FSP_FPGA_SYMBOL
\r
68 FUNC_CDS_FSP_TERM_TYPE
\r
69 FUNC_CDS_FSP_TERM_NAME
\r
72 FUNC_CDS_FSP_TERM_INDEX
\r
76 # Component properties view. File: compView.dat
\r
77 # In order to backannotate component properties you must
\r
83 COMP_CDS_FSP_LIB_PART_MODEL
\r
84 COMP_CDS_FSP_INSTANCE_NAME
\r
88 COMP_CDS_FSP_INSTANCE_ID
\r
89 COMP_NO_XNET_CONNECTION
\r
90 COMP_CDS_FSP_IS_FPGA
\r
91 # The following two properties are needed to feedback ppt
\r
92 # part selections done in Allegro.
\r
93 # You may comment them out if you do not use this functionality.
\r
95 COMP_PARENT_PPT_PART
\r
102 # Signal properties view. File: netView.dat
\r
103 # In order to backannotate signal properties you must
\r
111 NET_RELATIVE_PROPAGATION_DELAY
\r
116 NET_RATSNEST_SCHEDULE
\r
118 NET_NET_PHYSICAL_TYPE
\r
119 NET_MAX_FINAL_SETTLE
\r
121 NET_MAX_EXPOSED_LENGTH
\r
122 NET_ELECTRICAL_CONSTRAINT_SET
\r
123 NET_CDS_FSP_BUS_INDEX
\r
127 NET_PROPAGATION_DELAY
\r
130 NET_DIFFERENTIAL_PAIR
\r
134 NET_MIN_NOISE_MARGIN
\r
137 NET_DIFFP_LENGTH_TOL
\r
138 NET_DIFFP_2ND_LENGTH
\r
139 NET_NET_GROUP_GRP_NAME
\r
141 NET_MIN_BOND_LENGTH
\r
145 NET_EMC_CRITICAL_NET
\r
153 NET_NET_SPACING_TYPE
\r