v 20220529 2
P 1100 1000 1400 1000 1 0 1
{
T 1200 1050 5 8 1 1 0 0 1
pinnumber=2
T 1200 1050 5 8 0 0 0 0 1
pinseq=2
T 1200 1050 5 8 0 1 0 0 1
pinlabel=2
T 1200 1050 5 8 0 1 0 0 1
pintype=pas
}
P 0 600 300 600 1 0 0
{
T 100 650 5 8 1 1 0 0 1
pinnumber=3
T 100 650 5 8 0 0 0 0 1
pinseq=3
T 100 650 5 8 0 1 0 0 1
pinlabel=3
T 100 650 5 8 0 1 0 0 1
pintype=pas
}
P 1100 600 1400 600 1 0 1
{
T 1200 650 5 8 1 1 0 0 1
pinnumber=4
T 1200 650 5 8 0 0 0 0 1
pinseq=4
T 1200 650 5 8 0 1 0 0 1
pinlabel=4
T 1200 650 5 8 0 1 0 0 1
pintype=pas
}
P 0 1000 300 1000 1 0 0
{
T 100 1050 5 8 1 1 0 0 1
pinnumber=1
T 150 1050 5 8 0 0 0 0 1
pinseq=1
T 150 1050 5 8 0 1 0 0 1
pinlabel=1
T 150 1050 5 8 0 1 0 0 1
pintype=pas
}
P 0 200 300 200 1 0 0
{
T 100 250 5 8 1 1 0 0 1
pinnumber=5
T 100 250 5 8 0 0 0 0 1
pinseq=5
T 100 250 5 8 0 1 0 0 1
pinlabel=5
T 100 250 5 8 0 1 0 0 1
pintype=pas
}
L 300 400 1100 400 3 0 0 0 -1 -1
L 300 800 1100 800 3 0 0 0 -1 -1
T 50 -2650 5 10 0 1 0 0 1
device=HEADER18
P 1100 200 1400 200 1 0 1
{
T 1200 250 5 8 1 1 0 0 1
pinnumber=6
T 1200 250 5 8 0 0 0 0 1
pinseq=6
T 1200 250 5 8 0 1 0 0 1
pinlabel=6
T 1200 250 5 8 0 1 0 0 1
pintype=pas
}
T 600 1300 8 10 1 1 0 0 1
refdes=J?
B 300 0 800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 700 1200 700 0 3 0 0 0 -1 -1
T 0 -2200 8 10 0 0 0 0 1
pins=18
T 0 -2400 8 10 0 0 0 0 1
class=IO